/* $NetBSD: pcn.c,v 1.1 2011/01/23 01:05:30 nisimura Exp $ */

/*-
 * Copyright (c) 2007 The NetBSD Foundation, Inc.
 * All rights reserved.
 *
 * This code is derived from software contributed to The NetBSD Foundation
 * by Tohru Nishimura.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#include <sys/param.h>
 
#include <netinet/in.h>
#include <netinet/in_systm.h>
 
#include <lib/libsa/stand.h>
#include <lib/libsa/net.h>

#include "globals.h"

/*
 * - reverse endian access every CSR.
 * - no vtophys() translation, vaddr_t == paddr_t. 
 * - PIPT writeback cache aware.
 */
#define CSR_READ_4(l, r)        in32rb((l)->csr+(r))
#define CSR_WRITE_4(l, r, v)    out32rb((l)->csr+(r), (v))
#define CSR_READ_2(l, r)        in16rb((l)->csr+(r))
#define CSR_WRITE_2(l, r, v)    out16rb((l)->csr+(r), (v))
#define VTOPHYS(va)             (uint32_t)(va)
#define DEVTOV(pa)              (uint32_t)(pa)
#define wbinv(adr, siz)         _wbinv(VTOPHYS(adr), (uint32_t)(siz))
#define inv(adr, siz)           _inv(VTOPHYS(adr), (uint32_t)(siz))
#define DELAY(n)                delay(n)
#define ALLOC(T,A)              (T *)allocaligned(sizeof(T),(A))

struct desc {
        uint32_t xd0, xd1, xd2;
        uint32_t hole;
};
#define T1_OWN          (1U << 31)      /* 1: empty for HW to load anew */
#define T1_STP          (1U << 25)      /* first frame segment */
#define T1_ENP          (1U << 24)      /* last frame segment */
#define T1_ONES         0xf000          /* filler */
#define T1_FLMASK       0x0fff          /* Tx segment length */
#define R1_OWN          (1U << 31)      /* 1: loaded for HW to send */
#define R1_ERR          (1U << 30)      /* Rx error summary */
#define R1_ONES         0xf000          /* filler */
#define R1_FLMASK       0x0fff          /* Rx frame length */

#define PCN_RDP         0x10
#define PCN_RAP         0x12
#define PCN_16RESET     0x14
#define PCN_32RESET     0x18
#define PCN_BDP         0x1c
#define PCN_CSR0        0x00
#define  C0_IDON        (1U << 8)       /* initblk done indication */
#define  C0_TXON        (1U << 5)
#define  C0_RXON        (1U << 4)
#define  C0_TDMD        (1U << 3)       /* immediate Tx descriptor poll */
#define  C0_STOP        (1U << 2)       /* reset with abrupt abort */
#define  C0_STRT        (1U << 1)       /* activate whole Tx/Rx DMA */
#define  C0_INIT        (1U << 0)       /* instruct to process initblk */
#define PCN_CSR1        0x01
#define PCN_CSR2        0x02
#define PCN_CSR3        0x03
#define  C3_MISSM       (1U << 12)
#define  C3_IDONM       (1U << 8)
#define  C3_DXSUFLO     (1U << 6)
#define PCN_CSR4        0x04
#define  C4_DMAPLUS     (1U << 14)
#define  C4_TXDPOLL     (1U << 12)      /* _disable_ Tx descriptor polling */
#define  C4_APAD_XMT    (1U << 11)
#define  C4_MFCOM       (1U << 8)
#define  C4_RCVCCOM     (1U << 4)
#define  C4_TXSTRTM     (1U << 6)
#define PCN_CSR5        0x05
#define PCN_CSR12       0x0c
#define PCN_CSR13       0x0d
#define PCN_CSR14       0x0e
#define PCN_CSR58       0x4a            /* mapped to BCR20 */
#define PCN_BCR20       0x14            /* "software style" */
#define PCN_BCR33       0x21
#define PCN_BCR34       0x22

struct pcninit {
        uint32_t init_mode;
        uint32_t init_padr[2];
        uint16_t init_ladrf[4];
        uint32_t init_rdra;
        uint32_t init_tdra;
        uint32_t pad;
};

#define FRAMESIZE       1536

struct local {
        struct desc txd[2];
        struct desc rxd[2];
        uint8_t rxstore[2][FRAMESIZE];
        unsigned csr, tx, rx;
        unsigned phy, bmsr, anlpar;
};

unsigned pcn_mii_read(struct local *, int, int);
void pcn_mii_write(struct local *, int, int, int);
static unsigned pcn_csr_read(struct local *, int);
static void pcn_csr_write(struct local *, int, int);
static unsigned pcn_bcr_read(struct local *, int);
static void pcn_bcr_write(struct local *, int, int);
static void mii_initphy(struct local *l);

int
pcn_match(unsigned tag, void *data)
{
        unsigned v;

        v = pcicfgread(tag, PCI_ID_REG);
        return (v == PCI_DEVICE(0x1022, 0x2000));
}

void *
pcn_init(unsigned tag, void *data)
{
        unsigned val, fdx, loop;
        struct local *l;
        struct desc *txd, *rxd;
        uint8_t *en;
        struct pcninit initblock, *ib;

        l = ALLOC(struct local, 32); /* desc alignment */
        memset(l, 0, sizeof(struct local));
        l->csr = DEVTOV(pcicfgread(tag, 0x14)); /* use mem space */

        (void)CSR_READ_2(l, PCN_16RESET);
        (void)CSR_READ_4(l, PCN_32RESET);
        DELAY(1000); /* 1 milli second */
        /* go 32bit RW mode */
        CSR_WRITE_4(l, PCN_RDP, 0);
        /* use 32bit software structure design "2" */
        pcn_bcr_write(l, PCN_BCR20, 2);

        mii_initphy(l);

        en = data;
        val = pcn_csr_read(l, PCN_CSR12); en[0] = val; en[1] = (val >> 8);
        val = pcn_csr_read(l, PCN_CSR13); en[2] = val; en[3] = (val >> 8);
        val = pcn_csr_read(l, PCN_CSR14); en[4] = val; en[5] = (val >> 8);
#if 1
        printf("MAC address %02x:%02x:%02x:%02x:%02x:%02x\n",
                en[0], en[1], en[2], en[3], en[4], en[5]);
#endif
        /* speed and duplexity are found in MII ANR24 */
        val = pcn_mii_read(l, l->phy, 24);
        fdx = !!(val & (1U << 2));
        printf("%s", (val & (1U << 0)) ? "100Mbps" : "10Mbps");
        if (fdx)
                printf("-FDX");
        printf("\n");

        txd = &l->txd[0];
        rxd = &l->rxd[0];
        rxd[0].xd0 = htole32(VTOPHYS(l->rxstore[0]));
        rxd[0].xd1 = htole32(R1_OWN | R1_ONES | FRAMESIZE);
        rxd[1].xd0 = htole32(VTOPHYS(l->rxstore[1]));
        rxd[1].xd1 = htole32(R1_OWN | R1_ONES | FRAMESIZE);
        l->tx = l->rx = 0;

        ib = &initblock;
        ib->init_mode = htole32((0 << 28) | (1 << 20) | 0);
        ib->init_padr[0] =
            htole32(en[0] | (en[1] << 8) | (en[2] << 16) | (en[3] << 24));
        ib->init_padr[1] =
            htole32(en[4] | (en[5] << 8));
        ib->init_rdra = htole32(VTOPHYS(rxd));
        ib->init_tdra = htole32(VTOPHYS(txd));

        pcn_csr_write(l, PCN_CSR3, C3_MISSM|C3_IDONM|C3_DXSUFLO);
        pcn_csr_write(l, PCN_CSR4, C4_DMAPLUS|C4_APAD_XMT|
            C4_MFCOM|C4_RCVCCOM|C4_TXSTRTM);
        pcn_csr_write(l, PCN_CSR5, 0);

        wbinv(&initblock, sizeof(initblock));
        pcn_csr_write(l, PCN_CSR1, VTOPHYS(&initblock) & 0xffff);
        pcn_csr_write(l, PCN_CSR2, (VTOPHYS(&initblock) >> 16) & 0xffff);
        pcn_csr_write(l, PCN_CSR0, C0_INIT);
        loop = 10000;
        do {
                DELAY(10);
        } while (--loop > 0 && !(pcn_csr_read(l, PCN_CSR0) & C0_IDON));
        if (loop == 0)
                printf("pcn: timeout processing init block\n");

        pcn_csr_write(l, PCN_CSR0, C0_STRT);

        return l;
}

int
pcn_send(void *dev, char *buf, unsigned len)
{
        struct local *l = dev;
        volatile struct desc *txd;
        unsigned loop;
        int tlen;

        wbinv(buf, len);
        txd = &l->txd[l->tx];
        tlen = (-len) & T1_FLMASK; /* two's complement */
        txd->xd0 = htole32(VTOPHYS(buf));
        txd->xd1 = htole32(T1_OWN | T1_STP | T1_ENP | T1_ONES | tlen);
        wbinv(txd, sizeof(struct desc));
        /* pcn_csr_write(l, PCN_CSR0, C0_TDMD); */
        loop = 100;
        do {
                if ((le32toh(txd->xd1) & T1_OWN) == 0)
                        goto done;
                DELAY(10);
                inv(txd, sizeof(struct desc));
        } while (--loop > 0);
        printf("xmit failed\n");
        return -1;
  done:
        l->tx ^= 1;
        return len;
}

int
pcn_recv(void *dev, char *buf, unsigned maxlen, unsigned timo)
{
        struct local *l = dev;
        volatile struct desc *rxd;
        unsigned bound, rxstat, len;
        uint8_t *ptr;

        bound = 1000 * timo;
printf("recving with %u sec. timeout\n", timo);
  again:
        rxd = &l->rxd[l->rx];
        do {
                inv(rxd, sizeof(struct desc));
                rxstat = le32toh(rxd->xd1);
                if ((rxstat & R1_OWN) == 0)
                        goto gotone;
                DELAY(1000);    /* 1 milli second */
        } while (--bound > 0);
        errno = 0;
        return -1;
  gotone:
        if (rxstat & R1_ERR) {
                rxd->xd1 |= htole32(R1_OWN);
                rxd->xd2 = 0;
                wbinv(rxd, sizeof(struct desc));
                l->rx ^= 1;
                goto again;
        }
        /* good frame */
        len = (rxstat & R1_FLMASK) - 4 /* HASFCS */;
        if (len > maxlen)
                len = maxlen;
        ptr = l->rxstore[l->rx];
        inv(ptr, len);
        memcpy(buf, ptr, len);
        rxd->xd1 |= htole32(R1_OWN);
        rxd->xd2 = 0;
        wbinv(rxd, sizeof(struct desc));
        l->rx ^= 1;
        return len;
}

#define MREG(v)         ((v)<< 0)
#define MPHY(v)         ((v)<< 5)
#define MIIMD           0xffff

unsigned
pcn_mii_read(struct local *l, int phy, int reg)
{
        pcn_bcr_write(l, PCN_BCR33, MREG(reg) | MPHY(phy));
        return (pcn_bcr_read(l, PCN_BCR34) & MIIMD);
}

void
pcn_mii_write(struct local *l, int phy, int reg, int val)
{
        pcn_bcr_write(l, PCN_BCR33, MREG(reg) | MPHY(phy));
        pcn_bcr_write(l, PCN_BCR34, val);
}

static unsigned
pcn_csr_read(struct local *l, int r)
{
        CSR_WRITE_4(l, PCN_RAP, r);
        return CSR_READ_4(l, PCN_RDP);
}

static void
pcn_csr_write(struct local *l, int r, int v)
{
        CSR_WRITE_4(l, PCN_RAP, r);
        CSR_WRITE_4(l, PCN_RDP, v);
}

static unsigned
pcn_bcr_read(struct local *l, int r)
{
        CSR_WRITE_4(l, PCN_RAP, r);
        return CSR_READ_4(l, PCN_BDP);
}

static void
pcn_bcr_write(struct local *l, int r, int v)
{
        CSR_WRITE_4(l, PCN_RAP, r);
        CSR_WRITE_4(l, PCN_BDP, v);
}

#define MII_BMCR        0x00    /* Basic mode control register (rw) */
#define  BMCR_RESET     0x8000  /* reset */
#define  BMCR_AUTOEN    0x1000  /* autonegotiation enable */
#define  BMCR_ISO       0x0400  /* isolate */
#define  BMCR_STARTNEG  0x0200  /* restart autonegotiation */
#define MII_BMSR        0x01    /* Basic mode status register (ro) */

static void
mii_initphy(struct local *l)
{
        int phy, ctl, sts, bound;

        for (phy = 0; phy < 32; phy++) {
                ctl = pcn_mii_read(l, phy, MII_BMCR);
                sts = pcn_mii_read(l, phy, MII_BMSR);
                if (ctl != 0xffff && sts != 0xffff)
                        goto found;
        }
        printf("MII: no PHY found\n");
        return;
  found:
        ctl = pcn_mii_read(l, phy, MII_BMCR);
        pcn_mii_write(l, phy, MII_BMCR, ctl | BMCR_RESET);
        bound = 100;
        do {
                DELAY(10);
                ctl = pcn_mii_read(l, phy, MII_BMCR);
                if (ctl == 0xffff) {
                        printf("MII: PHY %d has died after reset\n", phy);
                        return;
                }
        } while (bound-- > 0 && (ctl & BMCR_RESET));
        if (bound == 0) {
                printf("PHY %d reset failed\n", phy);
        }
        ctl &= ~BMCR_ISO;
        pcn_mii_write(l, phy, MII_BMCR, ctl);
        sts = pcn_mii_read(l, phy, MII_BMSR) |
            pcn_mii_read(l, phy, MII_BMSR); /* read twice */
        l->phy = phy;
        l->bmsr = sts;
}

#if 0
static void
mii_dealan(struct local *, unsigned timo)
{
        unsigned anar, bound;

        anar = ANAR_TX_FD | ANAR_TX | ANAR_10_FD | ANAR_10 | ANAR_CSMA;
        pcn_mii_write(l, l->phy, MII_ANAR, anar);
        pcn_mii_write(l, l->phy, MII_BMCR, BMCR_AUTOEN | BMCR_STARTNEG);
        l->anlpar = 0;
        bound = getsecs() + timo;
        do {
                l->bmsr = pcn_mii_read(l, l->phy, MII_BMSR) |
                   pcn_mii_read(l, l->phy, MII_BMSR); /* read twice */
                if ((l->bmsr & BMSR_LINK) && (l->bmsr & BMSR_ACOMP)) {
                        l->anlpar = pcn_mii_read(l, l->phy, MII_ANLPAR);
                        break;
                }
                DELAY(10 * 1000);
        } while (getsecs() < bound);
        return;
}
#endif