/*
 * Copyright 2016 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#ifndef DC_DP_TYPES_H
#define DC_DP_TYPES_H

#include "os_types.h"

enum dc_lane_count {
        LANE_COUNT_UNKNOWN = 0,
        LANE_COUNT_ONE = 1,
        LANE_COUNT_TWO = 2,
        LANE_COUNT_FOUR = 4,
        LANE_COUNT_EIGHT = 8,
        LANE_COUNT_DP_MAX = LANE_COUNT_FOUR
};

/* This is actually a reference clock (27MHz) multiplier
 * 162MBps bandwidth for 1.62GHz like rate,
 * 270MBps for 2.70GHz,
 * 324MBps for 3.24Ghz,
 * 540MBps for 5.40GHz
 * 810MBps for 8.10GHz
 */
enum dc_link_rate {
        LINK_RATE_UNKNOWN = 0,
        LINK_RATE_LOW = 0x06,
        LINK_RATE_HIGH = 0x0A,
        LINK_RATE_RBR2 = 0x0C,
        LINK_RATE_HIGH2 = 0x14,
        LINK_RATE_HIGH3 = 0x1E
};

enum dc_link_spread {
        LINK_SPREAD_DISABLED = 0x00,
        /* 0.5 % downspread 30 kHz */
        LINK_SPREAD_05_DOWNSPREAD_30KHZ = 0x10,
        /* 0.5 % downspread 33 kHz */
        LINK_SPREAD_05_DOWNSPREAD_33KHZ = 0x11
};

enum dc_voltage_swing {
        VOLTAGE_SWING_LEVEL0 = 0,       /* direct HW translation! */
        VOLTAGE_SWING_LEVEL1,
        VOLTAGE_SWING_LEVEL2,
        VOLTAGE_SWING_LEVEL3,
        VOLTAGE_SWING_MAX_LEVEL = VOLTAGE_SWING_LEVEL3
};

enum dc_pre_emphasis {
        PRE_EMPHASIS_DISABLED = 0,      /* direct HW translation! */
        PRE_EMPHASIS_LEVEL1,
        PRE_EMPHASIS_LEVEL2,
        PRE_EMPHASIS_LEVEL3,
        PRE_EMPHASIS_MAX_LEVEL = PRE_EMPHASIS_LEVEL3
};
/* Post Cursor 2 is optional for transmitter
 * and it applies only to the main link operating at HBR2
 */
enum dc_post_cursor2 {
        POST_CURSOR2_DISABLED = 0,      /* direct HW translation! */
        POST_CURSOR2_LEVEL1,
        POST_CURSOR2_LEVEL2,
        POST_CURSOR2_LEVEL3,
        POST_CURSOR2_MAX_LEVEL = POST_CURSOR2_LEVEL3,
};

struct dc_link_settings {
        enum dc_lane_count lane_count;
        enum dc_link_rate link_rate;
        enum dc_link_spread link_spread;
};

struct dc_lane_settings {
        enum dc_voltage_swing VOLTAGE_SWING;
        enum dc_pre_emphasis PRE_EMPHASIS;
        enum dc_post_cursor2 POST_CURSOR2;
};

struct dc_link_training_settings {
        struct dc_link_settings link;
        struct dc_lane_settings lane_settings[LANE_COUNT_DP_MAX];
};


union dpcd_rev {
        struct {
                uint8_t MINOR:4;
                uint8_t MAJOR:4;
        } bits;
        uint8_t raw;
};

union max_lane_count {
        struct {
                uint8_t MAX_LANE_COUNT:5;
                uint8_t POST_LT_ADJ_REQ_SUPPORTED:1;
                uint8_t TPS3_SUPPORTED:1;
                uint8_t ENHANCED_FRAME_CAP:1;
        } bits;
        uint8_t raw;
};

union max_down_spread {
        struct {
                uint8_t MAX_DOWN_SPREAD:1;
                uint8_t RESERVED:5;
                uint8_t NO_AUX_HANDSHAKE_LINK_TRAINING:1;
                uint8_t TPS4_SUPPORTED:1;
        } bits;
        uint8_t raw;
};

union mstm_cap {
        struct {
                uint8_t MST_CAP:1;
                uint8_t RESERVED:7;
        } bits;
        uint8_t raw;
};

union lane_count_set {
        struct {
                uint8_t LANE_COUNT_SET:5;
                uint8_t POST_LT_ADJ_REQ_GRANTED:1;
                uint8_t RESERVED:1;
                uint8_t ENHANCED_FRAMING:1;
        } bits;
        uint8_t raw;
};

union lane_status {
        struct {
                uint8_t CR_DONE_0:1;
                uint8_t CHANNEL_EQ_DONE_0:1;
                uint8_t SYMBOL_LOCKED_0:1;
                uint8_t RESERVED0:1;
                uint8_t CR_DONE_1:1;
                uint8_t CHANNEL_EQ_DONE_1:1;
                uint8_t SYMBOL_LOCKED_1:1;
                uint8_t RESERVED_1:1;
        } bits;
        uint8_t raw;
};

union device_service_irq {
        struct {
                uint8_t REMOTE_CONTROL_CMD_PENDING:1;
                uint8_t AUTOMATED_TEST:1;
                uint8_t CP_IRQ:1;
                uint8_t MCCS_IRQ:1;
                uint8_t DOWN_REP_MSG_RDY:1;
                uint8_t UP_REQ_MSG_RDY:1;
                uint8_t SINK_SPECIFIC:1;
                uint8_t reserved:1;
        } bits;
        uint8_t raw;
};

union sink_count {
        struct {
                uint8_t SINK_COUNT:6;
                uint8_t CPREADY:1;
                uint8_t RESERVED:1;
        } bits;
        uint8_t raw;
};

union lane_align_status_updated {
        struct {
                uint8_t INTERLANE_ALIGN_DONE:1;
                uint8_t POST_LT_ADJ_REQ_IN_PROGRESS:1;
                uint8_t RESERVED:4;
                uint8_t DOWNSTREAM_PORT_STATUS_CHANGED:1;
                uint8_t LINK_STATUS_UPDATED:1;
        } bits;
        uint8_t raw;
};

union lane_adjust {
        struct {
                uint8_t VOLTAGE_SWING_LANE:2;
                uint8_t PRE_EMPHASIS_LANE:2;
                uint8_t RESERVED:4;
        } bits;
        uint8_t raw;
};

union dpcd_training_pattern {
        struct {
                uint8_t TRAINING_PATTERN_SET:4;
                uint8_t RECOVERED_CLOCK_OUT_EN:1;
                uint8_t SCRAMBLING_DISABLE:1;
                uint8_t SYMBOL_ERROR_COUNT_SEL:2;
        } v1_4;
        struct {
                uint8_t TRAINING_PATTERN_SET:2;
                uint8_t LINK_QUAL_PATTERN_SET:2;
                uint8_t RESERVED:4;
        } v1_3;
        uint8_t raw;
};

/* Training Lane is used to configure downstream DP device's voltage swing
and pre-emphasis levels*/
/* The DPCD addresses are from 0x103 to 0x106*/
union dpcd_training_lane {
        struct {
                uint8_t VOLTAGE_SWING_SET:2;
                uint8_t MAX_SWING_REACHED:1;
                uint8_t PRE_EMPHASIS_SET:2;
                uint8_t MAX_PRE_EMPHASIS_REACHED:1;
                uint8_t RESERVED:2;
        } bits;
        uint8_t raw;
};

/* TMDS-converter related */
union dwnstream_port_caps_byte0 {
        struct {
                uint8_t DWN_STRM_PORTX_TYPE:3;
                uint8_t DWN_STRM_PORTX_HPD:1;
                uint8_t RESERVERD:4;
        } bits;
        uint8_t raw;
};

/* these are the detailed types stored at DWN_STRM_PORTX_CAP (00080h)*/
enum dpcd_downstream_port_detailed_type {
        DOWN_STREAM_DETAILED_DP = 0,
        DOWN_STREAM_DETAILED_VGA,
        DOWN_STREAM_DETAILED_DVI,
        DOWN_STREAM_DETAILED_HDMI,
        DOWN_STREAM_DETAILED_NONDDC,/* has no EDID (TV,CV)*/
        DOWN_STREAM_DETAILED_DP_PLUS_PLUS
};

union dwnstream_port_caps_byte2 {
        struct {
                uint8_t MAX_BITS_PER_COLOR_COMPONENT:2;
                uint8_t RESERVED:6;
        } bits;
        uint8_t raw;
};

union dp_downstream_port_present {
        uint8_t byte;
        struct {
                uint8_t PORT_PRESENT:1;
                uint8_t PORT_TYPE:2;
                uint8_t FMT_CONVERSION:1;
                uint8_t DETAILED_CAPS:1;
                uint8_t RESERVED:3;
        } fields;
};

union dwnstream_port_caps_byte3_dvi {
        struct {
                uint8_t RESERVED1:1;
                uint8_t DUAL_LINK:1;
                uint8_t HIGH_COLOR_DEPTH:1;
                uint8_t RESERVED2:5;
        } bits;
        uint8_t raw;
};

union dwnstream_port_caps_byte3_hdmi {
        struct {
                uint8_t FRAME_SEQ_TO_FRAME_PACK:1;
                uint8_t YCrCr422_PASS_THROUGH:1;
                uint8_t YCrCr420_PASS_THROUGH:1;
                uint8_t YCrCr422_CONVERSION:1;
                uint8_t YCrCr420_CONVERSION:1;
                uint8_t RESERVED:3;
        } bits;
        uint8_t raw;
};

/*4-byte structure for detailed capabilities of a down-stream port
(DP-to-TMDS converter).*/
union dwnstream_portxcaps {
        struct {
                union dwnstream_port_caps_byte0 byte0;
                unsigned char max_TMDS_clock;   //byte1
                union dwnstream_port_caps_byte2 byte2;

                union {
                        union dwnstream_port_caps_byte3_dvi byteDVI;
                        union dwnstream_port_caps_byte3_hdmi byteHDMI;
                } byte3;
        } bytes;

        unsigned char raw[4];
};

union downstream_port {
        struct {
                unsigned char   present:1;
                unsigned char   type:2;
                unsigned char   format_conv:1;
                unsigned char   detailed_caps:1;
                unsigned char   reserved:3;
        } bits;
        unsigned char raw;
};


union sink_status {
        struct {
                uint8_t RX_PORT0_STATUS:1;
                uint8_t RX_PORT1_STATUS:1;
                uint8_t RESERVED:6;
        } bits;
        uint8_t raw;
};

/*6-byte structure corresponding to 6 registers (200h-205h)
read during handling of HPD-IRQ*/
union hpd_irq_data {
        struct {
                union sink_count sink_cnt;/* 200h */
                union device_service_irq device_service_irq;/* 201h */
                union lane_status lane01_status;/* 202h */
                union lane_status lane23_status;/* 203h */
                union lane_align_status_updated lane_status_updated;/* 204h */
                union sink_status sink_status;
        } bytes;
        uint8_t raw[6];
};

union down_stream_port_count {
        struct {
                uint8_t DOWN_STR_PORT_COUNT:4;
                uint8_t RESERVED:2; /*Bits 5:4 = RESERVED. Read all 0s.*/
                /*Bit 6 = MSA_TIMING_PAR_IGNORED
                0 = Sink device requires the MSA timing parameters
                1 = Sink device is capable of rendering incoming video
                 stream without MSA timing parameters*/
                uint8_t IGNORE_MSA_TIMING_PARAM:1;
                /*Bit 7 = OUI Support
                0 = OUI not supported
                1 = OUI supported
                (OUI and Device Identification mandatory for DP 1.2)*/
                uint8_t OUI_SUPPORT:1;
        } bits;
        uint8_t raw;
};

union down_spread_ctrl {
        struct {
                uint8_t RESERVED1:4;/* Bit 3:0 = RESERVED. Read all 0s*/
        /* Bits 4 = SPREAD_AMP. Spreading amplitude
        0 = Main link signal is not downspread
        1 = Main link signal is downspread <= 0.5%
        with frequency in the range of 30kHz ~ 33kHz*/
                uint8_t SPREAD_AMP:1;
                uint8_t RESERVED2:2;/*Bit 6:5 = RESERVED. Read all 0s*/
        /*Bit 7 = MSA_TIMING_PAR_IGNORE_EN
        0 = Source device will send valid data for the MSA Timing Params
        1 = Source device may send invalid data for these MSA Timing Params*/
                uint8_t IGNORE_MSA_TIMING_PARAM:1;
        } bits;
        uint8_t raw;
};

union dpcd_edp_config {
        struct {
                uint8_t PANEL_MODE_EDP:1;
                uint8_t FRAMING_CHANGE_ENABLE:1;
                uint8_t RESERVED:5;
                uint8_t PANEL_SELF_TEST_ENABLE:1;
        } bits;
        uint8_t raw;
};

struct dp_device_vendor_id {
        uint8_t ieee_oui[3];/*24-bit IEEE OUI*/
        uint8_t ieee_device_id[6];/*usually 6-byte ASCII name*/
};

struct dp_sink_hw_fw_revision {
        uint8_t ieee_hw_rev;
        uint8_t ieee_fw_rev[2];
};

/*DPCD register of DP receiver capability field bits-*/
union edp_configuration_cap {
        struct {
                uint8_t ALT_SCRAMBLER_RESET:1;
                uint8_t FRAMING_CHANGE:1;
                uint8_t RESERVED:1;
                uint8_t DPCD_DISPLAY_CONTROL_CAPABLE:1;
                uint8_t RESERVED2:4;
        } bits;
        uint8_t raw;
};

union training_aux_rd_interval {
        struct {
                uint8_t TRAINIG_AUX_RD_INTERVAL:7;
                uint8_t EXT_RECIEVER_CAP_FIELD_PRESENT:1;
        } bits;
        uint8_t raw;
};

/* Automated test structures */
union test_request {
        struct {
        uint8_t LINK_TRAINING         :1;
        uint8_t LINK_TEST_PATTRN      :1;
        uint8_t EDID_READ             :1;
        uint8_t PHY_TEST_PATTERN      :1;
        uint8_t AUDIO_TEST_PATTERN    :1;
        uint8_t RESERVED              :1;
        uint8_t TEST_STEREO_3D        :1;
        } bits;
        uint8_t raw;
};

union test_response {
        struct {
                uint8_t ACK         :1;
                uint8_t NO_ACK      :1;
                uint8_t EDID_CHECKSUM_WRITE:1;
                uint8_t RESERVED    :5;
        } bits;
        uint8_t raw;
};

union phy_test_pattern {
        struct {
                /* DpcdPhyTestPatterns. This field is 2 bits for DP1.1
                 * and 3 bits for DP1.2.
                 */
                uint8_t PATTERN     :3;
                /* BY speci, bit7:2 is 0 for DP1.1. */
                uint8_t RESERVED    :5;
        } bits;
        uint8_t raw;
};

/* States of Compliance Test Specification (CTS DP1.2). */
union compliance_test_state {
        struct {
                unsigned char STEREO_3D_RUNNING        : 1;
                unsigned char RESERVED                 : 7;
        } bits;
        unsigned char raw;
};

union link_test_pattern {
        struct {
                /* dpcd_link_test_patterns */
                unsigned char PATTERN :2;
                unsigned char RESERVED:6;
        } bits;
        unsigned char raw;
};

union test_misc {
        struct dpcd_test_misc_bits {
                unsigned char SYNC_CLOCK :1;
                /* dpcd_test_color_format */
                unsigned char CLR_FORMAT :2;
                /* dpcd_test_dyn_range */
                unsigned char DYN_RANGE  :1;
                unsigned char YCBCR      :1;
                /* dpcd_test_bit_depth */
                unsigned char BPC        :3;
        } bits;
        unsigned char raw;
};

#endif /* DC_DP_TYPES_H */