/*
 * Copyright 2021 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#include "amdgpu.h"
#include "amdgpu_jpeg.h"
#include "amdgpu_pm.h"
#include "soc15.h"
#include "soc15d.h"
#include "jpeg_v2_0.h"
#include "jpeg_v4_0.h"
#include "mmsch_v4_0.h"

#include "vcn/vcn_4_0_0_offset.h"
#include "vcn/vcn_4_0_0_sh_mask.h"
#include "ivsrcid/vcn/irqsrcs_vcn_4_0.h"

#define regUVD_JPEG_PITCH_INTERNAL_OFFSET                  0x401f

static const struct amdgpu_hwip_reg_entry jpeg_reg_list_4_0[] = {
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JPEG_POWER_STATUS),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JPEG_INT_STAT),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JRBC_RB_RPTR),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JRBC_RB_WPTR),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JRBC_RB_CNTL),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JRBC_RB_SIZE),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JRBC_STATUS),
        SOC15_REG_ENTRY_STR(JPEG, 0, regJPEG_DEC_ADDR_MODE),
        SOC15_REG_ENTRY_STR(JPEG, 0, regJPEG_DEC_GFX10_ADDR_CONFIG),
        SOC15_REG_ENTRY_STR(JPEG, 0, regJPEG_DEC_Y_GFX10_TILING_SURFACE),
        SOC15_REG_ENTRY_STR(JPEG, 0, regJPEG_DEC_UV_GFX10_TILING_SURFACE),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JPEG_PITCH),
        SOC15_REG_ENTRY_STR(JPEG, 0, regUVD_JPEG_UV_PITCH),
};

static int jpeg_v4_0_start_sriov(struct amdgpu_device *adev);
static void jpeg_v4_0_set_dec_ring_funcs(struct amdgpu_device *adev);
static void jpeg_v4_0_set_irq_funcs(struct amdgpu_device *adev);
static int jpeg_v4_0_set_powergating_state(struct amdgpu_ip_block *ip_block,
                                enum amd_powergating_state state);
static void jpeg_v4_0_set_ras_funcs(struct amdgpu_device *adev);
static void jpeg_v4_0_dec_ring_set_wptr(struct amdgpu_ring *ring);

/**
 * jpeg_v4_0_early_init - set function pointers
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 * Set ring and irq function pointers
 */
static int jpeg_v4_0_early_init(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;


        adev->jpeg.num_jpeg_inst = 1;
        adev->jpeg.num_jpeg_rings = 1;

        jpeg_v4_0_set_dec_ring_funcs(adev);
        jpeg_v4_0_set_irq_funcs(adev);
        jpeg_v4_0_set_ras_funcs(adev);

        return 0;
}

/**
 * jpeg_v4_0_sw_init - sw init for JPEG block
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 * Load firmware and sw initialization
 */
static int jpeg_v4_0_sw_init(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;
        struct amdgpu_ring *ring;
        int r;

        /* JPEG TRAP */
        r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,
                VCN_4_0__SRCID__JPEG_DECODE, &adev->jpeg.inst->irq);
        if (r)
                return r;

        /* JPEG DJPEG POISON EVENT */
        r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,
                        VCN_4_0__SRCID_DJPEG0_POISON, &adev->jpeg.inst->ras_poison_irq);
        if (r)
                return r;

        /* JPEG EJPEG POISON EVENT */
        r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,
                        VCN_4_0__SRCID_EJPEG0_POISON, &adev->jpeg.inst->ras_poison_irq);
        if (r)
                return r;

        r = amdgpu_jpeg_sw_init(adev);
        if (r)
                return r;

        r = amdgpu_jpeg_resume(adev);
        if (r)
                return r;

        ring = adev->jpeg.inst->ring_dec;
        ring->use_doorbell = true;
        ring->doorbell_index = amdgpu_sriov_vf(adev) ? (((adev->doorbell_index.vcn.vcn_ring0_1) << 1) + 4) : ((adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 1);
        ring->vm_hub = AMDGPU_MMHUB0(0);

        snprintf(ring->name, sizeof(ring->name), "jpeg_dec");
        r = amdgpu_ring_init(adev, ring, 512, &adev->jpeg.inst->irq, 0,
                             AMDGPU_RING_PRIO_DEFAULT, NULL);
        if (r)
                return r;

        adev->jpeg.internal.jpeg_pitch[0] = regUVD_JPEG_PITCH_INTERNAL_OFFSET;
        adev->jpeg.inst->external.jpeg_pitch[0] = SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_PITCH);

        r = amdgpu_jpeg_ras_sw_init(adev);
        if (r)
                return r;

        r = amdgpu_jpeg_reg_dump_init(adev, jpeg_reg_list_4_0, ARRAY_SIZE(jpeg_reg_list_4_0));
        if (r)
                return r;

        adev->jpeg.supported_reset =
                amdgpu_get_soft_full_reset_mask(adev->jpeg.inst[0].ring_dec);
        if (!amdgpu_sriov_vf(adev))
                adev->jpeg.supported_reset |= AMDGPU_RESET_TYPE_PER_QUEUE;
        r = amdgpu_jpeg_sysfs_reset_mask_init(adev);

        return r;
}

/**
 * jpeg_v4_0_sw_fini - sw fini for JPEG block
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 * JPEG suspend and free up sw allocation
 */
static int jpeg_v4_0_sw_fini(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;
        int r;

        r = amdgpu_jpeg_suspend(adev);
        if (r)
                return r;

        amdgpu_jpeg_sysfs_reset_mask_fini(adev);
        r = amdgpu_jpeg_sw_fini(adev);

        return r;
}

/**
 * jpeg_v4_0_hw_init - start and test JPEG block
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 */
static int jpeg_v4_0_hw_init(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;
        struct amdgpu_ring *ring = adev->jpeg.inst->ring_dec;
        int r;

        if (amdgpu_sriov_vf(adev)) {
                r = jpeg_v4_0_start_sriov(adev);
                if (r)
                        return r;
                ring->wptr = 0;
                ring->wptr_old = 0;
                jpeg_v4_0_dec_ring_set_wptr(ring);
                ring->sched.ready = true;
        } else {
                adev->nbio.funcs->vcn_doorbell_range(adev, ring->use_doorbell,
                                                (adev->doorbell_index.vcn.vcn_ring0_1 << 1), 0);

                WREG32_SOC15(VCN, 0, regVCN_JPEG_DB_CTRL,
                        ring->doorbell_index << VCN_JPEG_DB_CTRL__OFFSET__SHIFT |
                        VCN_JPEG_DB_CTRL__EN_MASK);

                r = amdgpu_ring_test_helper(ring);
                if (r)
                        return r;
        }

        return 0;
}

/**
 * jpeg_v4_0_hw_fini - stop the hardware block
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 * Stop the JPEG block, mark ring as not ready any more
 */
static int jpeg_v4_0_hw_fini(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;

        cancel_delayed_work_sync(&adev->jpeg.idle_work);
        if (!amdgpu_sriov_vf(adev)) {
                if (adev->jpeg.cur_state != AMD_PG_STATE_GATE &&
                        RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS))
                        jpeg_v4_0_set_powergating_state(ip_block, AMD_PG_STATE_GATE);
        }
        if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG))
                amdgpu_irq_put(adev, &adev->jpeg.inst->ras_poison_irq, 0);

        return 0;
}

/**
 * jpeg_v4_0_suspend - suspend JPEG block
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 * HW fini and suspend JPEG block
 */
static int jpeg_v4_0_suspend(struct amdgpu_ip_block *ip_block)
{
        int r;

        r = jpeg_v4_0_hw_fini(ip_block);
        if (r)
                return r;

        r = amdgpu_jpeg_suspend(ip_block->adev);

        return r;
}

/**
 * jpeg_v4_0_resume - resume JPEG block
 *
 * @ip_block: Pointer to the amdgpu_ip_block for this hw instance.
 *
 * Resume firmware and hw init JPEG block
 */
static int jpeg_v4_0_resume(struct amdgpu_ip_block *ip_block)
{
        int r;

        r = amdgpu_jpeg_resume(ip_block->adev);
        if (r)
                return r;

        r = jpeg_v4_0_hw_init(ip_block);

        return r;
}

static void jpeg_v4_0_disable_clock_gating(struct amdgpu_device *adev)
{
        uint32_t data = 0;

        data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL);
        if (adev->cg_flags & AMD_CG_SUPPORT_JPEG_MGCG) {
                data |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;
                data &= (~JPEG_CGC_CTRL__JPEG_DEC_MODE_MASK);
        } else {
                data &= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;
        }

        data |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;
        data |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;
        WREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data);

        data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE);
        data &= ~(JPEG_CGC_GATE__JPEG_DEC_MASK
                | JPEG_CGC_GATE__JPEG2_DEC_MASK
                | JPEG_CGC_GATE__JMCIF_MASK
                | JPEG_CGC_GATE__JRBBM_MASK);
        WREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE, data);
}

static void jpeg_v4_0_enable_clock_gating(struct amdgpu_device *adev)
{
        uint32_t data = 0;

        data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL);
        if (adev->cg_flags & AMD_CG_SUPPORT_JPEG_MGCG) {
                data |= 1 << JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;
                data |= JPEG_CGC_CTRL__JPEG_DEC_MODE_MASK;
        } else {
                data &= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;
        }

        data |= 1 << JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;
        data |= 4 << JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;
        WREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data);

        data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE);
        data |= (JPEG_CGC_GATE__JPEG_DEC_MASK
                |JPEG_CGC_GATE__JPEG2_DEC_MASK
                |JPEG_CGC_GATE__JMCIF_MASK
                |JPEG_CGC_GATE__JRBBM_MASK);
        WREG32_SOC15(JPEG, 0, regJPEG_CGC_GATE, data);
}

static int jpeg_v4_0_disable_static_power_gating(struct amdgpu_device *adev)
{
        if (adev->pg_flags & AMD_PG_SUPPORT_JPEG) {
                uint32_t data = 0;
                int r = 0;

                data = 1 << UVD_PGFSM_CONFIG__UVDJ_PWR_CONFIG__SHIFT;
                WREG32(SOC15_REG_OFFSET(JPEG, 0, regUVD_PGFSM_CONFIG), data);

                r = SOC15_WAIT_ON_RREG(JPEG, 0,
                        regUVD_PGFSM_STATUS, UVD_PGFSM_STATUS_UVDJ_PWR_ON,
                        UVD_PGFSM_STATUS__UVDJ_PWR_STATUS_MASK);

                if (r) {
                        DRM_DEV_ERROR(adev->dev, "amdgpu: JPEG disable power gating failed\n");
                        return r;
                }
        }

        /* disable anti hang mechanism */
        WREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_POWER_STATUS), 0,
                ~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK);

        /* keep the JPEG in static PG mode */
        WREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_POWER_STATUS), 0,
                ~UVD_JPEG_POWER_STATUS__JPEG_PG_MODE_MASK);

        return 0;
}

static int jpeg_v4_0_enable_static_power_gating(struct amdgpu_device *adev)
{
        /* enable anti hang mechanism */
        WREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JPEG_POWER_STATUS),
                UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK,
                ~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK);

        if (adev->pg_flags & AMD_PG_SUPPORT_JPEG) {
                uint32_t data = 0;
                int r = 0;

                data = 2 << UVD_PGFSM_CONFIG__UVDJ_PWR_CONFIG__SHIFT;
                WREG32(SOC15_REG_OFFSET(JPEG, 0, regUVD_PGFSM_CONFIG), data);

                r = SOC15_WAIT_ON_RREG(JPEG, 0, regUVD_PGFSM_STATUS,
                        (2 << UVD_PGFSM_STATUS__UVDJ_PWR_STATUS__SHIFT),
                        UVD_PGFSM_STATUS__UVDJ_PWR_STATUS_MASK);

                if (r) {
                        DRM_DEV_ERROR(adev->dev, "amdgpu: JPEG enable power gating failed\n");
                        return r;
                }
        }

        return 0;
}

/**
 * jpeg_v4_0_start - start JPEG block
 *
 * @adev: amdgpu_device pointer
 *
 * Setup and start the JPEG block
 */
static int jpeg_v4_0_start(struct amdgpu_device *adev)
{
        struct amdgpu_ring *ring = adev->jpeg.inst->ring_dec;
        int r;

        if (adev->pm.dpm_enabled)
                amdgpu_dpm_enable_jpeg(adev, true);

        /* disable power gating */
        r = jpeg_v4_0_disable_static_power_gating(adev);
        if (r)
                return r;

        /* JPEG disable CGC */
        jpeg_v4_0_disable_clock_gating(adev);

        /* MJPEG global tiling registers */
        WREG32_SOC15(JPEG, 0, regJPEG_DEC_GFX10_ADDR_CONFIG,
                adev->gfx.config.gb_addr_config);


        /* enable JMI channel */
        WREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JMI_CNTL), 0,
                ~UVD_JMI_CNTL__SOFT_RESET_MASK);

        /* enable System Interrupt for JRBC */
        WREG32_P(SOC15_REG_OFFSET(JPEG, 0, regJPEG_SYS_INT_EN),
                JPEG_SYS_INT_EN__DJRBC_MASK,
                ~JPEG_SYS_INT_EN__DJRBC_MASK);

        WREG32_SOC15(JPEG, 0, regUVD_LMI_JRBC_RB_VMID, 0);
        WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L));
        WREG32_SOC15(JPEG, 0, regUVD_LMI_JRBC_RB_64BIT_BAR_LOW,
                lower_32_bits(ring->gpu_addr));
        WREG32_SOC15(JPEG, 0, regUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,
                upper_32_bits(ring->gpu_addr));
        WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR, 0);
        WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR, 0);
        WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_CNTL, 0x00000002L);
        WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_SIZE, ring->ring_size / 4);
        ring->wptr = RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR);

        return 0;
}

static int jpeg_v4_0_start_sriov(struct amdgpu_device *adev)
{
        struct amdgpu_ring *ring;
        uint64_t ctx_addr;
        uint32_t param, resp, expected;
        uint32_t tmp, timeout;

        struct amdgpu_mm_table *table = &adev->virt.mm_table;
        uint32_t *table_loc;
        uint32_t table_size;
        uint32_t size, size_dw;
        uint32_t init_status;

        struct mmsch_v4_0_cmd_direct_write
                direct_wt = { {0} };
        struct mmsch_v4_0_cmd_end end = { {0} };
        struct mmsch_v4_0_init_header header;

        direct_wt.cmd_header.command_type =
                MMSCH_COMMAND__DIRECT_REG_WRITE;
        end.cmd_header.command_type =
                MMSCH_COMMAND__END;

        size = sizeof(struct mmsch_v4_0_init_header);
        table_loc = (uint32_t *)table->cpu_addr;
        memcpy(&header, (void *)table_loc, size);

        header.version = MMSCH_VERSION;
        header.total_size = RREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_SIZE);

        header.jpegdec.init_status = 0;
        header.jpegdec.table_offset = 0;
        header.jpegdec.table_size = 0;

        table_loc = (uint32_t *)table->cpu_addr;
        table_loc += header.total_size;

        table_size = 0;

        ring = adev->jpeg.inst->ring_dec;

        MMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(JPEG, 0,
                regUVD_LMI_JRBC_RB_64BIT_BAR_LOW),
                lower_32_bits(ring->gpu_addr));
        MMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(JPEG, 0,
                regUVD_LMI_JRBC_RB_64BIT_BAR_HIGH),
                upper_32_bits(ring->gpu_addr));
        MMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(JPEG, 0,
                regUVD_JRBC_RB_SIZE), ring->ring_size / 4);

        /* add end packet */
        MMSCH_V4_0_INSERT_END();

        /* refine header */
        header.jpegdec.init_status = 0;
        header.jpegdec.table_offset = header.total_size;
        header.jpegdec.table_size = table_size;
        header.total_size += table_size;

        /* Update init table header in memory */
        size = sizeof(struct mmsch_v4_0_init_header);
        table_loc = (uint32_t *)table->cpu_addr;
        memcpy((void *)table_loc, &header, size);

        /* Perform HDP flush before writing to MMSCH registers */
        amdgpu_device_flush_hdp(adev, NULL);

        /* message MMSCH (in VCN[0]) to initialize this client
         * 1, write to mmsch_vf_ctx_addr_lo/hi register with GPU mc addr
         * of memory descriptor location
         */
        ctx_addr = table->gpu_addr;
        WREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_ADDR_LO, lower_32_bits(ctx_addr));
        WREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_ADDR_HI, upper_32_bits(ctx_addr));

        /* 2, update vmid of descriptor */
        tmp = RREG32_SOC15(VCN, 0, regMMSCH_VF_VMID);
        tmp &= ~MMSCH_VF_VMID__VF_CTX_VMID_MASK;
        /* use domain0 for MM scheduler */
        tmp |= (0 << MMSCH_VF_VMID__VF_CTX_VMID__SHIFT);
        WREG32_SOC15(VCN, 0, regMMSCH_VF_VMID, tmp);

        /* 3, notify mmsch about the size of this descriptor */
        size = header.total_size;
        WREG32_SOC15(VCN, 0, regMMSCH_VF_CTX_SIZE, size);

        /* 4, set resp to zero */
        WREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_RESP, 0);

        /* 5, kick off the initialization and wait until
         * MMSCH_VF_MAILBOX_RESP becomes non-zero
         */
        param = 0x00000001;
        WREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_HOST, param);
        tmp = 0;
        timeout = 1000;
        resp = 0;
        expected = MMSCH_VF_MAILBOX_RESP__OK;
        init_status = ((struct mmsch_v4_0_init_header *)(table_loc))->jpegdec.init_status;
        while (resp != expected) {
                resp = RREG32_SOC15(VCN, 0, regMMSCH_VF_MAILBOX_RESP);

                if (resp != 0)
                        break;
                udelay(10);
                tmp = tmp + 10;
                if (tmp >= timeout) {
                        DRM_ERROR("failed to init MMSCH. TIME-OUT after %d usec"\
                                " waiting for regMMSCH_VF_MAILBOX_RESP "\
                                "(expected=0x%08x, readback=0x%08x)\n",
                                tmp, expected, resp);
                        return -EBUSY;
                }
        }
        if (resp != expected && resp != MMSCH_VF_MAILBOX_RESP__INCOMPLETE
                        && init_status != MMSCH_VF_ENGINE_STATUS__PASS) {
                DRM_ERROR("MMSCH init status is incorrect! readback=0x%08x, header init status for jpeg: %x\n", resp, init_status);
                return -EINVAL;
        }

        return 0;

}

/**
 * jpeg_v4_0_stop - stop JPEG block
 *
 * @adev: amdgpu_device pointer
 *
 * stop the JPEG block
 */
static int jpeg_v4_0_stop(struct amdgpu_device *adev)
{
        int r;

        /* reset JMI */
        WREG32_P(SOC15_REG_OFFSET(JPEG, 0, regUVD_JMI_CNTL),
                UVD_JMI_CNTL__SOFT_RESET_MASK,
                ~UVD_JMI_CNTL__SOFT_RESET_MASK);

        jpeg_v4_0_enable_clock_gating(adev);

        /* enable power gating */
        r = jpeg_v4_0_enable_static_power_gating(adev);
        if (r)
                return r;

        if (adev->pm.dpm_enabled)
                amdgpu_dpm_enable_jpeg(adev, false);

        return 0;
}

/**
 * jpeg_v4_0_dec_ring_get_rptr - get read pointer
 *
 * @ring: amdgpu_ring pointer
 *
 * Returns the current hardware read pointer
 */
static uint64_t jpeg_v4_0_dec_ring_get_rptr(struct amdgpu_ring *ring)
{
        struct amdgpu_device *adev = ring->adev;

        return RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_RPTR);
}

/**
 * jpeg_v4_0_dec_ring_get_wptr - get write pointer
 *
 * @ring: amdgpu_ring pointer
 *
 * Returns the current hardware write pointer
 */
static uint64_t jpeg_v4_0_dec_ring_get_wptr(struct amdgpu_ring *ring)
{
        struct amdgpu_device *adev = ring->adev;

        if (ring->use_doorbell)
                return *ring->wptr_cpu_addr;
        else
                return RREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR);
}

/**
 * jpeg_v4_0_dec_ring_set_wptr - set write pointer
 *
 * @ring: amdgpu_ring pointer
 *
 * Commits the write pointer to the hardware
 */
static void jpeg_v4_0_dec_ring_set_wptr(struct amdgpu_ring *ring)
{
        struct amdgpu_device *adev = ring->adev;

        if (ring->use_doorbell) {
                *ring->wptr_cpu_addr = lower_32_bits(ring->wptr);
                WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));
        } else {
                WREG32_SOC15(JPEG, 0, regUVD_JRBC_RB_WPTR, lower_32_bits(ring->wptr));
        }
}

static bool jpeg_v4_0_is_idle(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;
        int ret = 1;

        ret &= (((RREG32_SOC15(JPEG, 0, regUVD_JRBC_STATUS) &
                UVD_JRBC_STATUS__RB_JOB_DONE_MASK) ==
                UVD_JRBC_STATUS__RB_JOB_DONE_MASK));

        return ret;
}

static int jpeg_v4_0_wait_for_idle(struct amdgpu_ip_block *ip_block)
{
        struct amdgpu_device *adev = ip_block->adev;

        return SOC15_WAIT_ON_RREG(JPEG, 0, regUVD_JRBC_STATUS,
                UVD_JRBC_STATUS__RB_JOB_DONE_MASK,
                UVD_JRBC_STATUS__RB_JOB_DONE_MASK);
}

static int jpeg_v4_0_set_clockgating_state(struct amdgpu_ip_block *ip_block,
                                          enum amd_clockgating_state state)
{
        struct amdgpu_device *adev = ip_block->adev;
        bool enable = state == AMD_CG_STATE_GATE;

        if (enable) {
                if (!jpeg_v4_0_is_idle(ip_block))
                        return -EBUSY;
                jpeg_v4_0_enable_clock_gating(adev);
        } else {
                jpeg_v4_0_disable_clock_gating(adev);
        }

        return 0;
}

static int jpeg_v4_0_set_powergating_state(struct amdgpu_ip_block *ip_block,
                                          enum amd_powergating_state state)
{
        struct amdgpu_device *adev = ip_block->adev;
        int ret;

        if (amdgpu_sriov_vf(adev)) {
                adev->jpeg.cur_state = AMD_PG_STATE_UNGATE;
                return 0;
        }

        if (state == adev->jpeg.cur_state)
                return 0;

        if (state == AMD_PG_STATE_GATE)
                ret = jpeg_v4_0_stop(adev);
        else
                ret = jpeg_v4_0_start(adev);

        if (!ret)
                adev->jpeg.cur_state = state;

        return ret;
}

static int jpeg_v4_0_set_ras_interrupt_state(struct amdgpu_device *adev,
                                        struct amdgpu_irq_src *source,
                                        unsigned int type,
                                        enum amdgpu_interrupt_state state)
{
        return 0;
}

static int jpeg_v4_0_process_interrupt(struct amdgpu_device *adev,
                                      struct amdgpu_irq_src *source,
                                      struct amdgpu_iv_entry *entry)
{
        DRM_DEBUG("IH: JPEG TRAP\n");

        switch (entry->src_id) {
        case VCN_4_0__SRCID__JPEG_DECODE:
                amdgpu_fence_process(adev->jpeg.inst->ring_dec);
                break;
        default:
                DRM_DEV_ERROR(adev->dev, "Unhandled interrupt: %d %d\n",
                          entry->src_id, entry->src_data[0]);
                break;
        }

        return 0;
}

static int jpeg_v4_0_ring_reset(struct amdgpu_ring *ring,
                                unsigned int vmid,
                                struct amdgpu_fence *timedout_fence)
{
        int r;

        amdgpu_ring_reset_helper_begin(ring, timedout_fence);
        r = jpeg_v4_0_stop(ring->adev);
        if (r)
                return r;
        r = jpeg_v4_0_start(ring->adev);
        if (r)
                return r;
        return amdgpu_ring_reset_helper_end(ring, timedout_fence);
}

static const struct amd_ip_funcs jpeg_v4_0_ip_funcs = {
        .name = "jpeg_v4_0",
        .early_init = jpeg_v4_0_early_init,
        .sw_init = jpeg_v4_0_sw_init,
        .sw_fini = jpeg_v4_0_sw_fini,
        .hw_init = jpeg_v4_0_hw_init,
        .hw_fini = jpeg_v4_0_hw_fini,
        .suspend = jpeg_v4_0_suspend,
        .resume = jpeg_v4_0_resume,
        .is_idle = jpeg_v4_0_is_idle,
        .wait_for_idle = jpeg_v4_0_wait_for_idle,
        .set_clockgating_state = jpeg_v4_0_set_clockgating_state,
        .set_powergating_state = jpeg_v4_0_set_powergating_state,
        .dump_ip_state = amdgpu_jpeg_dump_ip_state,
        .print_ip_state = amdgpu_jpeg_print_ip_state,
};

static const struct amdgpu_ring_funcs jpeg_v4_0_dec_ring_vm_funcs = {
        .type = AMDGPU_RING_TYPE_VCN_JPEG,
        .align_mask = 0xf,
        .get_rptr = jpeg_v4_0_dec_ring_get_rptr,
        .get_wptr = jpeg_v4_0_dec_ring_get_wptr,
        .set_wptr = jpeg_v4_0_dec_ring_set_wptr,
        .parse_cs = amdgpu_jpeg_dec_parse_cs,
        .emit_frame_size =
                SOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +
                SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +
                8 + /* jpeg_v4_0_dec_ring_emit_vm_flush */
                18 + 18 + /* jpeg_v4_0_dec_ring_emit_fence x2 vm fence */
                8 + 16,
        .emit_ib_size = 22, /* jpeg_v4_0_dec_ring_emit_ib */
        .emit_ib = jpeg_v2_0_dec_ring_emit_ib,
        .emit_fence = jpeg_v2_0_dec_ring_emit_fence,
        .emit_vm_flush = jpeg_v2_0_dec_ring_emit_vm_flush,
        .test_ring = amdgpu_jpeg_dec_ring_test_ring,
        .test_ib = amdgpu_jpeg_dec_ring_test_ib,
        .insert_nop = jpeg_v2_0_dec_ring_nop,
        .insert_start = jpeg_v2_0_dec_ring_insert_start,
        .insert_end = jpeg_v2_0_dec_ring_insert_end,
        .pad_ib = amdgpu_ring_generic_pad_ib,
        .begin_use = amdgpu_jpeg_ring_begin_use,
        .end_use = amdgpu_jpeg_ring_end_use,
        .emit_wreg = jpeg_v2_0_dec_ring_emit_wreg,
        .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,
        .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,
        .reset = jpeg_v4_0_ring_reset,
};

static void jpeg_v4_0_set_dec_ring_funcs(struct amdgpu_device *adev)
{
        adev->jpeg.inst->ring_dec->funcs = &jpeg_v4_0_dec_ring_vm_funcs;
}

static const struct amdgpu_irq_src_funcs jpeg_v4_0_irq_funcs = {
        .process = jpeg_v4_0_process_interrupt,
};

static const struct amdgpu_irq_src_funcs jpeg_v4_0_ras_irq_funcs = {
        .set = jpeg_v4_0_set_ras_interrupt_state,
        .process = amdgpu_jpeg_process_poison_irq,
};

static void jpeg_v4_0_set_irq_funcs(struct amdgpu_device *adev)
{
        adev->jpeg.inst->irq.num_types = 1;
        adev->jpeg.inst->irq.funcs = &jpeg_v4_0_irq_funcs;

        adev->jpeg.inst->ras_poison_irq.num_types = 1;
        adev->jpeg.inst->ras_poison_irq.funcs = &jpeg_v4_0_ras_irq_funcs;
}

const struct amdgpu_ip_block_version jpeg_v4_0_ip_block = {
        .type = AMD_IP_BLOCK_TYPE_JPEG,
        .major = 4,
        .minor = 0,
        .rev = 0,
        .funcs = &jpeg_v4_0_ip_funcs,
};

static uint32_t jpeg_v4_0_query_poison_by_instance(struct amdgpu_device *adev,
                uint32_t instance, uint32_t sub_block)
{
        uint32_t poison_stat = 0, reg_value = 0;

        switch (sub_block) {
        case AMDGPU_JPEG_V4_0_JPEG0:
                reg_value = RREG32_SOC15(JPEG, instance, regUVD_RAS_JPEG0_STATUS);
                poison_stat = REG_GET_FIELD(reg_value, UVD_RAS_JPEG0_STATUS, POISONED_PF);
                break;
        case AMDGPU_JPEG_V4_0_JPEG1:
                reg_value = RREG32_SOC15(JPEG, instance, regUVD_RAS_JPEG1_STATUS);
                poison_stat = REG_GET_FIELD(reg_value, UVD_RAS_JPEG1_STATUS, POISONED_PF);
                break;
        default:
                break;
        }

        if (poison_stat)
                dev_info(adev->dev, "Poison detected in JPEG%d sub_block%d\n",
                        instance, sub_block);

        return poison_stat;
}

static bool jpeg_v4_0_query_ras_poison_status(struct amdgpu_device *adev)
{
        uint32_t inst = 0, sub = 0, poison_stat = 0;

        for (inst = 0; inst < adev->jpeg.num_jpeg_inst; inst++)
                for (sub = 0; sub < AMDGPU_JPEG_V4_0_MAX_SUB_BLOCK; sub++)
                        poison_stat +=
                                jpeg_v4_0_query_poison_by_instance(adev, inst, sub);

        return !!poison_stat;
}

const struct amdgpu_ras_block_hw_ops jpeg_v4_0_ras_hw_ops = {
        .query_poison_status = jpeg_v4_0_query_ras_poison_status,
};

static struct amdgpu_jpeg_ras jpeg_v4_0_ras = {
        .ras_block = {
                .hw_ops = &jpeg_v4_0_ras_hw_ops,
                .ras_late_init = amdgpu_jpeg_ras_late_init,
        },
};

static void jpeg_v4_0_set_ras_funcs(struct amdgpu_device *adev)
{
        switch (amdgpu_ip_version(adev, JPEG_HWIP, 0)) {
        case IP_VERSION(4, 0, 0):
                adev->jpeg.ras = &jpeg_v4_0_ras;
                break;
        default:
                break;
        }
}