#ifndef _SUN6I_ISP_REG_H_
#define _SUN6I_ISP_REG_H_
#include <linux/kernel.h>
#define SUN6I_ISP_ADDR_VALUE(a) ((a) >> 2)
#define SUN6I_ISP_SRC_MODE_DRAM 0
#define SUN6I_ISP_SRC_MODE_CSI(n) (1 + (n))
#define SUN6I_ISP_FE_CFG_REG 0x0
#define SUN6I_ISP_FE_CFG_EN BIT(0)
#define SUN6I_ISP_FE_CFG_SRC0_MODE(v) (((v) << 8) & GENMASK(9, 8))
#define SUN6I_ISP_FE_CFG_SRC1_MODE(v) (((v) << 16) & GENMASK(17, 16))
#define SUN6I_ISP_FE_CTRL_REG 0x4
#define SUN6I_ISP_FE_CTRL_SCAP_EN BIT(0)
#define SUN6I_ISP_FE_CTRL_VCAP_EN BIT(1)
#define SUN6I_ISP_FE_CTRL_PARA_READY BIT(2)
#define SUN6I_ISP_FE_CTRL_LUT_UPDATE BIT(3)
#define SUN6I_ISP_FE_CTRL_LENS_UPDATE BIT(4)
#define SUN6I_ISP_FE_CTRL_GAMMA_UPDATE BIT(5)
#define SUN6I_ISP_FE_CTRL_DRC_UPDATE BIT(6)
#define SUN6I_ISP_FE_CTRL_DISC_UPDATE BIT(7)
#define SUN6I_ISP_FE_CTRL_OUTPUT_SPEED_CTRL(v) (((v) << 16) & GENMASK(17, 16))
#define SUN6I_ISP_FE_CTRL_VCAP_READ_START BIT(31)
#define SUN6I_ISP_FE_INT_EN_REG 0x8
#define SUN6I_ISP_FE_INT_EN_FINISH BIT(0)
#define SUN6I_ISP_FE_INT_EN_START BIT(1)
#define SUN6I_ISP_FE_INT_EN_PARA_SAVE BIT(2)
#define SUN6I_ISP_FE_INT_EN_PARA_LOAD BIT(3)
#define SUN6I_ISP_FE_INT_EN_SRC0_FIFO BIT(4)
#define SUN6I_ISP_FE_INT_EN_SRC1_FIFO BIT(5)
#define SUN6I_ISP_FE_INT_EN_ROT_FINISH BIT(6)
#define SUN6I_ISP_FE_INT_EN_LINE_NUM_START BIT(7)
#define SUN6I_ISP_FE_INT_STA_REG 0xc
#define SUN6I_ISP_FE_INT_STA_CLEAR 0xff
#define SUN6I_ISP_FE_INT_STA_FINISH BIT(0)
#define SUN6I_ISP_FE_INT_STA_START BIT(1)
#define SUN6I_ISP_FE_INT_STA_PARA_SAVE BIT(2)
#define SUN6I_ISP_FE_INT_STA_PARA_LOAD BIT(3)
#define SUN6I_ISP_FE_INT_STA_SRC0_FIFO BIT(4)
#define SUN6I_ISP_FE_INT_STA_SRC1_FIFO BIT(5)
#define SUN6I_ISP_FE_INT_STA_ROT_FINISH BIT(6)
#define SUN6I_ISP_FE_INT_STA_LINE_NUM_START BIT(7)
#define SUN6I_ISP_FE_INT_LINE_NUM_REG 0x18
#define SUN6I_ISP_FE_ROT_OF_CFG_REG 0x1c
#define SUN6I_ISP_REG_LOAD_ADDR_REG 0x20
#define SUN6I_ISP_REG_SAVE_ADDR_REG 0x24
#define SUN6I_ISP_LUT_TABLE_ADDR_REG 0x28
#define SUN6I_ISP_DRC_TABLE_ADDR_REG 0x2c
#define SUN6I_ISP_STATS_ADDR_REG 0x30
#define SUN6I_ISP_SRAM_RW_OFFSET_REG 0x38
#define SUN6I_ISP_SRAM_RW_DATA_REG 0x3c
#define SUN6I_ISP_MODULE_EN_REG 0x40
#define SUN6I_ISP_MODULE_EN_AE BIT(0)
#define SUN6I_ISP_MODULE_EN_OBC BIT(1)
#define SUN6I_ISP_MODULE_EN_DPC_LUT BIT(2)
#define SUN6I_ISP_MODULE_EN_DPC_OTF BIT(3)
#define SUN6I_ISP_MODULE_EN_BDNF BIT(4)
#define SUN6I_ISP_MODULE_EN_AWB BIT(6)
#define SUN6I_ISP_MODULE_EN_WB BIT(7)
#define SUN6I_ISP_MODULE_EN_LSC BIT(8)
#define SUN6I_ISP_MODULE_EN_BGC BIT(9)
#define SUN6I_ISP_MODULE_EN_SAP BIT(10)
#define SUN6I_ISP_MODULE_EN_AF BIT(11)
#define SUN6I_ISP_MODULE_EN_RGB2RGB BIT(12)
#define SUN6I_ISP_MODULE_EN_RGB_DRC BIT(13)
#define SUN6I_ISP_MODULE_EN_TDNF BIT(15)
#define SUN6I_ISP_MODULE_EN_AFS BIT(16)
#define SUN6I_ISP_MODULE_EN_HIST BIT(17)
#define SUN6I_ISP_MODULE_EN_YUV_GAIN_OFFSET BIT(18)
#define SUN6I_ISP_MODULE_EN_YUV_DRC BIT(19)
#define SUN6I_ISP_MODULE_EN_TG BIT(20)
#define SUN6I_ISP_MODULE_EN_ROT BIT(21)
#define SUN6I_ISP_MODULE_EN_CONTRAST BIT(22)
#define SUN6I_ISP_MODULE_EN_SATU BIT(24)
#define SUN6I_ISP_MODULE_EN_SRC1 BIT(30)
#define SUN6I_ISP_MODULE_EN_SRC0 BIT(31)
#define SUN6I_ISP_MODE_REG 0x44
#define SUN6I_ISP_MODE_INPUT_FMT(v) ((v) & GENMASK(2, 0))
#define SUN6I_ISP_MODE_INPUT_YUV_SEQ(v) (((v) << 3) & GENMASK(4, 3))
#define SUN6I_ISP_MODE_OTF_DPC(v) (((v) << 16) & BIT(16))
#define SUN6I_ISP_MODE_SHARP(v) (((v) << 17) & BIT(17))
#define SUN6I_ISP_MODE_HIST(v) (((v) << 20) & GENMASK(21, 20))
#define SUN6I_ISP_INPUT_FMT_YUV420 0
#define SUN6I_ISP_INPUT_FMT_YUV422 1
#define SUN6I_ISP_INPUT_FMT_RAW_BGGR 4
#define SUN6I_ISP_INPUT_FMT_RAW_RGGB 5
#define SUN6I_ISP_INPUT_FMT_RAW_GBRG 6
#define SUN6I_ISP_INPUT_FMT_RAW_GRBG 7
#define SUN6I_ISP_INPUT_YUV_SEQ_YUYV 0
#define SUN6I_ISP_INPUT_YUV_SEQ_YVYU 1
#define SUN6I_ISP_INPUT_YUV_SEQ_UYVY 2
#define SUN6I_ISP_INPUT_YUV_SEQ_VYUY 3
#define SUN6I_ISP_IN_CFG_REG 0x48
#define SUN6I_ISP_IN_CFG_STRIDE_DIV16(v) ((v) & GENMASK(10, 0))
#define SUN6I_ISP_IN_LUMA_RGB_ADDR0_REG 0x4c
#define SUN6I_ISP_IN_CHROMA_ADDR0_REG 0x50
#define SUN6I_ISP_IN_LUMA_RGB_ADDR1_REG 0x54
#define SUN6I_ISP_IN_CHROMA_ADDR1_REG 0x58
#define SUN6I_ISP_AE_CFG_REG 0x60
#define SUN6I_ISP_AE_CFG_LOW_BRI_TH(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_AE_CFG_HORZ_NUM(v) (((v) << 12) & GENMASK(15, 12))
#define SUN6I_ISP_AE_CFG_HIGH_BRI_TH(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_AE_CFG_VERT_NUM(v) (((v) << 28) & GENMASK(31, 28))
#define SUN6I_ISP_AE_SIZE_REG 0x64
#define SUN6I_ISP_AE_SIZE_WIDTH(v) ((v) & GENMASK(10, 0))
#define SUN6I_ISP_AE_SIZE_HEIGHT(v) (((v) << 16) & GENMASK(26, 16))
#define SUN6I_ISP_AE_POS_REG 0x68
#define SUN6I_ISP_AE_POS_HORZ_START(v) ((v) & GENMASK(10, 0))
#define SUN6I_ISP_AE_POS_VERT_START(v) (((v) << 16) & GENMASK(26, 16))
#define SUN6I_ISP_OB_SIZE_REG 0x78
#define SUN6I_ISP_OB_SIZE_WIDTH(v) ((v) & GENMASK(13, 0))
#define SUN6I_ISP_OB_SIZE_HEIGHT(v) (((v) << 16) & GENMASK(29, 16))
#define SUN6I_ISP_OB_VALID_REG 0x7c
#define SUN6I_ISP_OB_VALID_WIDTH(v) ((v) & GENMASK(12, 0))
#define SUN6I_ISP_OB_VALID_HEIGHT(v) (((v) << 16) & GENMASK(28, 16))
#define SUN6I_ISP_OB_SRC0_VALID_START_REG 0x80
#define SUN6I_ISP_OB_SRC0_VALID_START_HORZ(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_OB_SRC0_VALID_START_VERT(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_OB_SRC1_VALID_START_REG 0x84
#define SUN6I_ISP_OB_SRC1_VALID_START_HORZ(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_OB_SRC1_VALID_START_VERT(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_OB_SPRITE_REG 0x88
#define SUN6I_ISP_OB_SPRITE_WIDTH(v) ((v) & GENMASK(12, 0))
#define SUN6I_ISP_OB_SPRITE_HEIGHT(v) (((v) << 16) & GENMASK(28, 16))
#define SUN6I_ISP_OB_SPRITE_START_REG 0x8c
#define SUN6I_ISP_OB_SPRITE_START_HORZ(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_OB_SPRITE_START_VERT(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_OB_CFG_REG 0x90
#define SUN6I_ISP_OB_HORZ_POS_REG 0x94
#define SUN6I_ISP_OB_VERT_PARA_REG 0x98
#define SUN6I_ISP_OB_OFFSET_FIXED_REG 0x9c
#define SUN6I_ISP_BDNF_CFG_REG 0xcc
#define SUN6I_ISP_BDNF_CFG_IN_DIS_MIN(v) ((v) & GENMASK(7, 0))
#define SUN6I_ISP_BDNF_CFG_IN_DIS_MAX(v) (((v) << 16) & GENMASK(23, 16))
#define SUN6I_ISP_BDNF_COEF_RB_REG 0xd0
#define SUN6I_ISP_BDNF_COEF_RB(i, v) (((v) << (4 * (i))) & \
GENMASK(4 * (i) + 3, 4 * (i)))
#define SUN6I_ISP_BDNF_COEF_G_REG 0xd4
#define SUN6I_ISP_BDNF_COEF_G(i, v) (((v) << (4 * (i))) & \
GENMASK(4 * (i) + 3, 4 * (i)))
#define SUN6I_ISP_BAYER_OFFSET0_REG 0xe0
#define SUN6I_ISP_BAYER_OFFSET0_R(v) ((v) & GENMASK(12, 0))
#define SUN6I_ISP_BAYER_OFFSET0_GR(v) (((v) << 16) & GENMASK(28, 16))
#define SUN6I_ISP_BAYER_OFFSET1_REG 0xe4
#define SUN6I_ISP_BAYER_OFFSET1_GB(v) ((v) & GENMASK(12, 0))
#define SUN6I_ISP_BAYER_OFFSET1_B(v) (((v) << 16) & GENMASK(28, 16))
#define SUN6I_ISP_BAYER_GAIN0_REG 0xe8
#define SUN6I_ISP_BAYER_GAIN0_R(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_BAYER_GAIN0_GR(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_BAYER_GAIN1_REG 0xec
#define SUN6I_ISP_BAYER_GAIN1_GB(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_BAYER_GAIN1_B(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_WB_GAIN0_REG 0x140
#define SUN6I_ISP_WB_GAIN0_R(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_WB_GAIN0_GR(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_WB_GAIN1_REG 0x144
#define SUN6I_ISP_WB_GAIN1_GB(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_WB_GAIN1_B(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_WB_CFG_REG 0x148
#define SUN6I_ISP_WB_CFG_CLIP(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_MCH_SIZE_CFG_REG 0x1e0
#define SUN6I_ISP_MCH_SIZE_CFG_WIDTH(v) ((v) & GENMASK(12, 0))
#define SUN6I_ISP_MCH_SIZE_CFG_HEIGHT(v) (((v) << 16) & GENMASK(28, 16))
#define SUN6I_ISP_MCH_SCALE_CFG_REG 0x1e4
#define SUN6I_ISP_MCH_SCALE_CFG_X_RATIO(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_MCH_SCALE_CFG_Y_RATIO(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_MCH_SCALE_CFG_WEIGHT_SHIFT(v) (((v) << 28) & GENMASK(31, 28))
#define SUN6I_ISP_SCH_SIZE_CFG_REG 0x1e8
#define SUN6I_ISP_SCH_SIZE_CFG_WIDTH(v) ((v) & GENMASK(12, 0))
#define SUN6I_ISP_SCH_SIZE_CFG_HEIGHT(v) (((v) << 16) & GENMASK(28, 16))
#define SUN6I_ISP_SCH_SCALE_CFG_REG 0x1ec
#define SUN6I_ISP_SCH_SCALE_CFG_X_RATIO(v) ((v) & GENMASK(11, 0))
#define SUN6I_ISP_SCH_SCALE_CFG_Y_RATIO(v) (((v) << 16) & GENMASK(27, 16))
#define SUN6I_ISP_SCH_SCALE_CFG_WEIGHT_SHIFT(v) (((v) << 28) & GENMASK(31, 28))
#define SUN6I_ISP_MCH_CFG_REG 0x1f0
#define SUN6I_ISP_MCH_CFG_EN BIT(0)
#define SUN6I_ISP_MCH_CFG_SCALE_EN BIT(1)
#define SUN6I_ISP_MCH_CFG_OUTPUT_FMT(v) (((v) << 2) & GENMASK(4, 2))
#define SUN6I_ISP_MCH_CFG_MIRROR_EN BIT(5)
#define SUN6I_ISP_MCH_CFG_FLIP_EN BIT(6)
#define SUN6I_ISP_MCH_CFG_STRIDE_Y_DIV4(v) (((v) << 8) & GENMASK(18, 8))
#define SUN6I_ISP_MCH_CFG_STRIDE_UV_DIV4(v) (((v) << 20) & GENMASK(30, 20))
#define SUN6I_ISP_OUTPUT_FMT_YUV420SP 0
#define SUN6I_ISP_OUTPUT_FMT_YUV422SP 1
#define SUN6I_ISP_OUTPUT_FMT_YVU420SP 2
#define SUN6I_ISP_OUTPUT_FMT_YVU422SP 3
#define SUN6I_ISP_OUTPUT_FMT_YUV420P 4
#define SUN6I_ISP_OUTPUT_FMT_YUV422P 5
#define SUN6I_ISP_OUTPUT_FMT_YVU420P 6
#define SUN6I_ISP_OUTPUT_FMT_YVU422P 7
#define SUN6I_ISP_SCH_CFG_REG 0x1f4
#define SUN6I_ISP_MCH_Y_ADDR0_REG 0x1f8
#define SUN6I_ISP_MCH_U_ADDR0_REG 0x1fc
#define SUN6I_ISP_MCH_V_ADDR0_REG 0x200
#define SUN6I_ISP_MCH_Y_ADDR1_REG 0x204
#define SUN6I_ISP_MCH_U_ADDR1_REG 0x208
#define SUN6I_ISP_MCH_V_ADDR1_REG 0x20c
#define SUN6I_ISP_SCH_Y_ADDR0_REG 0x210
#define SUN6I_ISP_SCH_U_ADDR0_REG 0x214
#define SUN6I_ISP_SCH_V_ADDR0_REG 0x218
#define SUN6I_ISP_SCH_Y_ADDR1_REG 0x21c
#define SUN6I_ISP_SCH_U_ADDR1_REG 0x220
#define SUN6I_ISP_SCH_V_ADDR1_REG 0x224
#endif
