#define IMX6_CLK_IPG 0x3e
#define IMX6_CLK_IPG_PER 0x3f
#define IMX6_CLK_ECSPI_ROOT 0x47
#define IMX6_CLK_ARM 0x68
#define IMX6_CLK_AHB 0x69
#define IMX6_CLK_ECSPI2 0x71
#define IMX6_CLK_ENET 0x75
#define IMX6_CLK_I2C1 0x7d
#define IMX6_CLK_I2C2 0x7e
#define IMX6_CLK_I2C3 0x7f
#define IMX6_CLK_SATA 0x9a
#define IMX6_CLK_UART_IPG 0xa0
#define IMX6_CLK_UART_SERIAL 0xa1
#define IMX6_CLK_USBOH3 0xa2
#define IMX6_CLK_USDHC1 0xa3
#define IMX6_CLK_USDHC2 0xa4
#define IMX6_CLK_USDHC3 0xa5
#define IMX6_CLK_USDHC4 0xa6
#define IMX6_CLK_PLL3_USB_OTG 0xac
#define IMX6_CLK_PLL7_USB_HOST 0xb0
#define IMX6_CLK_PLL6_ENET 0xb1
#define IMX6_CLK_USBPHY1 0xb6
#define IMX6_CLK_USBPHY2 0xb7
#define IMX6_CLK_SATA_REF 0xba
#define IMX6_CLK_SATA_REF_100 0xbb
#define IMX6_CLK_ENET_REF 0xbe
#define IMX6_CLK_PLL3 0xe1
#define IMX6_CLK_PLL6 0xe4
#define IMX6_CLK_PLL7 0xe5
const struct imxccm_gate imx6_gates[] = {
[IMX6_CLK_ECSPI2] = { CCM_CCGR1, 1, IMX6_CLK_ECSPI_ROOT },
[IMX6_CLK_ENET] = { CCM_CCGR1, 5, IMX6_CLK_IPG },
[IMX6_CLK_I2C1] = { CCM_CCGR2, 3, IMX6_CLK_IPG_PER },
[IMX6_CLK_I2C2] = { CCM_CCGR2, 4, IMX6_CLK_IPG_PER },
[IMX6_CLK_I2C3] = { CCM_CCGR2, 5, IMX6_CLK_IPG_PER },
[IMX6_CLK_SATA] = { CCM_CCGR5, 2 },
[IMX6_CLK_UART_IPG] = { CCM_CCGR5, 12, IMX6_CLK_IPG },
[IMX6_CLK_UART_SERIAL] = { CCM_CCGR5, 13 },
[IMX6_CLK_USBOH3] = { CCM_CCGR6, 0 },
[IMX6_CLK_USDHC1] = { CCM_CCGR6, 1 },
[IMX6_CLK_USDHC2] = { CCM_CCGR6, 2 },
[IMX6_CLK_USDHC3] = { CCM_CCGR6, 3 },
[IMX6_CLK_USDHC4] = { CCM_CCGR6, 4 },
};
#define IMX6UL_CLK_ARM 0x5d
#define IMX6UL_CLK_PERCLK 0x63
#define IMX6UL_CLK_IPG 0x64
#define IMX6UL_CLK_GPT1_BUS 0x98
#define IMX6UL_CLK_GPT1_SERIAL 0x99
#define IMX6UL_CLK_I2C1 0x9c
#define IMX6UL_CLK_I2C2 0x9d
#define IMX6UL_CLK_I2C3 0x9e
#define IMX6UL_CLK_I2C4 0x9f
#define IMX6UL_CLK_UART1_IPG 0xbd
#define IMX6UL_CLK_UART1_SERIAL 0xbe
#define IMX6UL_CLK_USBOH3 0xcd
#define IMX6UL_CLK_USDHC1 0xce
#define IMX6UL_CLK_USDHC2 0xcf
const struct imxccm_gate imx6ul_gates[] = {
[IMX6UL_CLK_GPT1_BUS] = { CCM_CCGR1, 10, IMX6UL_CLK_PERCLK },
[IMX6UL_CLK_GPT1_SERIAL] = { CCM_CCGR1, 11, IMX6UL_CLK_PERCLK },
[IMX6UL_CLK_I2C1] = { CCM_CCGR2, 3, IMX6UL_CLK_PERCLK },
[IMX6UL_CLK_I2C2] = { CCM_CCGR2, 4, IMX6UL_CLK_PERCLK },
[IMX6UL_CLK_I2C3] = { CCM_CCGR2, 5, IMX6UL_CLK_PERCLK },
[IMX6UL_CLK_I2C4] = { CCM_CCGR6, 12, IMX6UL_CLK_PERCLK },
[IMX6UL_CLK_UART1_IPG] = { CCM_CCGR5, 12, IMX6UL_CLK_IPG },
[IMX6UL_CLK_UART1_SERIAL] = { CCM_CCGR5, 12 },
[IMX6UL_CLK_USBOH3] = { CCM_CCGR6, 0 },
[IMX6UL_CLK_USDHC1] = { CCM_CCGR6, 1 },
[IMX6UL_CLK_USDHC2] = { CCM_CCGR6, 2 },
};
#define IMX7D_PLL_ENET_MAIN_125M_CLK 0x2a
#define IMX7D_ENET_AXI_ROOT_CLK 0x52
#define IMX7D_ENET_AXI_ROOT_SRC 0x53
#define IMX7D_ENET_AXI_ROOT_CG 0x54
#define IMX7D_ENET_AXI_ROOT_DIV 0x55
#define IMX7D_ENET1_IPG_ROOT_CLK 0x9e
#define IMX7D_ENET1_TIME_ROOT_CLK 0xa2
#define IMX7D_ENET1_TIME_ROOT_SRC 0xa3
#define IMX7D_ENET1_TIME_ROOT_CG 0xa4
#define IMX7D_ENET1_TIME_ROOT_DIV 0xa5
#define IMX7D_ENET2_IPG_ROOT_CLK 0xa6
#define IMX7D_ENET2_TIME_ROOT_CLK 0xaa
#define IMX7D_ENET2_TIME_ROOT_SRC 0xab
#define IMX7D_ENET2_TIME_ROOT_CG 0xac
#define IMX7D_ENET2_TIME_ROOT_DIV 0xad
#define IMX7D_ENET_PHY_REF_ROOT_CLK 0xae
#define IMX7D_ENET_PHY_REF_ROOT_SRC 0xaf
#define IMX7D_ENET_PHY_REF_ROOT_CG 0xb0
#define IMX7D_ENET_PHY_REF_ROOT_DIV 0xb1
#define IMX7D_USDHC1_ROOT_CLK 0xbe
#define IMX7D_USDHC1_ROOT_SRC 0xbf
#define IMX7D_USDHC1_ROOT_CG 0xc0
#define IMX7D_USDHC1_ROOT_DIV 0xc1
#define IMX7D_USDHC2_ROOT_CLK 0xc2
#define IMX7D_USDHC2_ROOT_SRC 0xc3
#define IMX7D_USDHC2_ROOT_CG 0xc4
#define IMX7D_USDHC2_ROOT_DIV 0xc5
#define IMX7D_USDHC3_ROOT_CLK 0xc6
#define IMX7D_USDHC3_ROOT_SRC 0xc7
#define IMX7D_USDHC3_ROOT_CG 0xc8
#define IMX7D_USDHC3_ROOT_DIV 0xc9
#define IMX7D_I2C1_ROOT_CLK 0xd2
#define IMX7D_I2C1_ROOT_SRC 0xd3
#define IMX7D_I2C1_ROOT_CG 0xd4
#define IMX7D_I2C1_ROOT_DIV 0xd5
#define IMX7D_I2C2_ROOT_CLK 0xd6
#define IMX7D_I2C2_ROOT_SRC 0xd7
#define IMX7D_I2C2_ROOT_CG 0xd8
#define IMX7D_I2C2_ROOT_DIV 0xd9
#define IMX7D_I2C3_ROOT_CLK 0xda
#define IMX7D_I2C3_ROOT_SRC 0xdb
#define IMX7D_I2C3_ROOT_CG 0xdc
#define IMX7D_I2C3_ROOT_DIV 0xdd
#define IMX7D_I2C4_ROOT_CLK 0xde
#define IMX7D_I2C4_ROOT_SRC 0xdf
#define IMX7D_I2C4_ROOT_CG 0xe0
#define IMX7D_I2C4_ROOT_DIV 0xe1
#define IMX7D_UART1_ROOT_CLK 0xe2
#define IMX7D_UART1_ROOT_SRC 0xe3
#define IMX7D_UART1_ROOT_CG 0xe4
#define IMX7D_UART1_ROOT_DIV 0xe5
#define IMX7D_UART2_ROOT_CLK 0xe6
#define IMX7D_UART2_ROOT_SRC 0xe7
#define IMX7D_UART2_ROOT_CG 0xe8
#define IMX7D_UART2_ROOT_DIV 0xe9
#define IMX7D_UART3_ROOT_CLK 0xea
#define IMX7D_UART3_ROOT_SRC 0xeb
#define IMX7D_UART3_ROOT_CG 0xec
#define IMX7D_UART3_ROOT_DIV 0xed
#define IMX7D_UART4_ROOT_CLK 0xee
#define IMX7D_UART4_ROOT_SRC 0xef
#define IMX7D_UART4_ROOT_CG 0xf0
#define IMX7D_UART4_ROOT_DIV 0xf1
#define IMX7D_UART5_ROOT_CLK 0xf2
#define IMX7D_UART5_ROOT_SRC 0xf3
#define IMX7D_UART5_ROOT_CG 0xf4
#define IMX7D_UART5_ROOT_DIV 0xf5
#define IMX7D_UART6_ROOT_CLK 0xf6
#define IMX7D_UART6_ROOT_SRC 0xf7
#define IMX7D_UART6_ROOT_CG 0xf8
#define IMX7D_UART6_ROOT_DIV 0xf9
#define IMX7D_UART7_ROOT_CLK 0xfa
#define IMX7D_UART7_ROOT_SRC 0xfb
#define IMX7D_UART7_ROOT_CG 0xfc
#define IMX7D_UART7_ROOT_DIV 0xfd
#define IMX7D_ENET_AXI_ROOT_PRE_DIV 0x15a
#define IMX7D_ENET1_TIME_ROOT_PRE_DIV 0x16a
#define IMX7D_ENET2_TIME_ROOT_PRE_DIV 0x16c
#define IMX7D_ENET_PHY_REF_ROOT_PRE_DIV 0x16d
#define IMX7D_USDHC1_ROOT_PRE_DIV 0x171
#define IMX7D_USDHC2_ROOT_PRE_DIV 0x172
#define IMX7D_USDHC3_ROOT_PRE_DIV 0x173
#define IMX7D_I2C1_ROOT_PRE_DIV 0x176
#define IMX7D_I2C2_ROOT_PRE_DIV 0x177
#define IMX7D_I2C3_ROOT_PRE_DIV 0x178
#define IMX7D_I2C4_ROOT_PRE_DIV 0x179
#define IMX7D_UART1_ROOT_PRE_DIV 0x17a
#define IMX7D_UART2_ROOT_PRE_DIV 0x17b
#define IMX7D_UART3_ROOT_PRE_DIV 0x17c
#define IMX7D_UART4_ROOT_PRE_DIV 0x17d
#define IMX7D_UART5_ROOT_PRE_DIV 0x17e
#define IMX7D_UART6_ROOT_PRE_DIV 0x17f
#define IMX7D_UART7_ROOT_PRE_DIV 0x180
#define IMX7D_USB_CTRL_CLK 0x1a6
#define IMX7D_USB_PHY1_CLK 0x1a7
#define IMX7D_USB_PHY2_CLK 0x1a8
const struct imxccm_gate imx7d_gates[] = {
[IMX7D_ENET_AXI_ROOT_CG] = { 0x8900, 28, IMX7D_ENET_AXI_ROOT_SRC },
[IMX7D_ENET1_TIME_ROOT_CG] = { 0xa780, 28, IMX7D_ENET1_TIME_ROOT_SRC },
[IMX7D_ENET2_TIME_ROOT_CG] = { 0xa880, 28, IMX7D_ENET2_TIME_ROOT_SRC },
[IMX7D_ENET_PHY_REF_ROOT_CG] = { 0xa900, 28, IMX7D_ENET_PHY_REF_ROOT_SRC },
[IMX7D_USDHC1_ROOT_CG] = { 0xab00, 28, IMX7D_USDHC1_ROOT_SRC },
[IMX7D_USDHC2_ROOT_CG] = { 0xab80, 28, IMX7D_USDHC2_ROOT_SRC },
[IMX7D_USDHC3_ROOT_CG] = { 0xabc0, 28, IMX7D_USDHC3_ROOT_SRC },
[IMX7D_I2C1_ROOT_CG] = { 0xad80, 28, IMX7D_I2C1_ROOT_SRC },
[IMX7D_I2C2_ROOT_CG] = { 0xae00, 28, IMX7D_I2C2_ROOT_SRC },
[IMX7D_I2C3_ROOT_CG] = { 0xae80, 28, IMX7D_I2C3_ROOT_SRC },
[IMX7D_I2C4_ROOT_CG] = { 0xaf00, 28, IMX7D_I2C4_ROOT_SRC },
[IMX7D_UART1_ROOT_CG] = { 0xaf80, 28, IMX7D_UART1_ROOT_SRC },
[IMX7D_UART2_ROOT_CG] = { 0xb000, 28, IMX7D_UART2_ROOT_SRC },
[IMX7D_UART3_ROOT_CG] = { 0xb080, 28, IMX7D_UART3_ROOT_SRC },
[IMX7D_UART4_ROOT_CG] = { 0xb100, 28, IMX7D_UART4_ROOT_SRC },
[IMX7D_UART5_ROOT_CG] = { 0xb180, 28, IMX7D_UART5_ROOT_SRC },
[IMX7D_UART6_ROOT_CG] = { 0xb200, 28, IMX7D_UART6_ROOT_SRC },
[IMX7D_UART7_ROOT_CG] = { 0xb280, 28, IMX7D_UART7_ROOT_SRC },
[IMX7D_ENET_AXI_ROOT_CLK] = { 0x4060, 0, IMX7D_ENET_AXI_ROOT_DIV },
[IMX7D_USB_CTRL_CLK] = { 0x4680, 0 },
[IMX7D_USB_PHY1_CLK] = { 0x46a0, 0 },
[IMX7D_USB_PHY2_CLK] = { 0x46b0, 0 },
[IMX7D_USDHC1_ROOT_CLK] = { 0x46c0, 0, IMX7D_USDHC1_ROOT_DIV },
[IMX7D_USDHC2_ROOT_CLK] = { 0x46d0, 0, IMX7D_USDHC2_ROOT_DIV },
[IMX7D_USDHC3_ROOT_CLK] = { 0x46e0, 0, IMX7D_USDHC3_ROOT_DIV },
[IMX7D_ENET1_IPG_ROOT_CLK] = { 0x4700, 0, IMX7D_ENET_AXI_ROOT_DIV },
[IMX7D_ENET1_TIME_ROOT_CLK] = { 0x4700, 0, IMX7D_ENET1_TIME_ROOT_DIV },
[IMX7D_ENET2_IPG_ROOT_CLK] = { 0x4710, 0, IMX7D_ENET_AXI_ROOT_DIV },
[IMX7D_ENET2_TIME_ROOT_CLK] = { 0x4710, 0, IMX7D_ENET1_TIME_ROOT_DIV },
[IMX7D_I2C1_ROOT_CLK] = { 0x4880, 0, IMX7D_I2C1_ROOT_DIV },
[IMX7D_I2C2_ROOT_CLK] = { 0x4890, 0, IMX7D_I2C2_ROOT_DIV },
[IMX7D_I2C3_ROOT_CLK] = { 0x48a0, 0, IMX7D_I2C3_ROOT_DIV },
[IMX7D_I2C4_ROOT_CLK] = { 0x48b0, 0, IMX7D_I2C4_ROOT_DIV },
[IMX7D_UART1_ROOT_CLK] = { 0x4940, 0, IMX7D_UART1_ROOT_DIV },
[IMX7D_UART2_ROOT_CLK] = { 0x4950, 0, IMX7D_UART2_ROOT_DIV },
[IMX7D_UART3_ROOT_CLK] = { 0x4960, 0, IMX7D_UART3_ROOT_DIV },
[IMX7D_UART4_ROOT_CLK] = { 0x4970, 0, IMX7D_UART4_ROOT_DIV },
[IMX7D_UART5_ROOT_CLK] = { 0x4980, 0, IMX7D_UART5_ROOT_DIV },
[IMX7D_UART6_ROOT_CLK] = { 0x4990, 0, IMX7D_UART6_ROOT_DIV },
[IMX7D_UART7_ROOT_CLK] = { 0x49a0, 0, IMX7D_UART7_ROOT_DIV },
};
const struct imxccm_divider imx7d_divs[] = {
[IMX7D_ENET_AXI_ROOT_PRE_DIV] = { 0x8900, 16, 0x7, IMX7D_ENET_AXI_ROOT_CG },
[IMX7D_ENET1_TIME_ROOT_PRE_DIV] = { 0xa780, 16, 0x7, IMX7D_ENET1_TIME_ROOT_CG },
[IMX7D_ENET2_TIME_ROOT_PRE_DIV] = { 0xa880, 16, 0x7, IMX7D_ENET2_TIME_ROOT_CG },
[IMX7D_ENET_PHY_REF_ROOT_PRE_DIV] = { 0xa900, 16, 0x7, IMX7D_ENET_PHY_REF_ROOT_CG },
[IMX7D_USDHC1_ROOT_PRE_DIV] = { 0xab00, 16, 0x7, IMX7D_USDHC1_ROOT_CG },
[IMX7D_USDHC2_ROOT_PRE_DIV] = { 0xab80, 16, 0x7, IMX7D_USDHC2_ROOT_CG },
[IMX7D_USDHC3_ROOT_PRE_DIV] = { 0xac00, 16, 0x7, IMX7D_USDHC3_ROOT_CG },
[IMX7D_I2C1_ROOT_PRE_DIV] = { 0xad80, 16, 0x7, IMX7D_I2C1_ROOT_CG },
[IMX7D_I2C2_ROOT_PRE_DIV] = { 0xae00, 16, 0x7, IMX7D_I2C2_ROOT_CG },
[IMX7D_I2C3_ROOT_PRE_DIV] = { 0xae80, 16, 0x7, IMX7D_I2C3_ROOT_CG },
[IMX7D_I2C4_ROOT_PRE_DIV] = { 0xaf00, 16, 0x7, IMX7D_I2C4_ROOT_CG },
[IMX7D_UART1_ROOT_PRE_DIV] = { 0xaf80, 16, 0x7, IMX7D_UART1_ROOT_CG },
[IMX7D_UART2_ROOT_PRE_DIV] = { 0xb000, 16, 0x7, IMX7D_UART2_ROOT_CG },
[IMX7D_UART3_ROOT_PRE_DIV] = { 0xb080, 16, 0x7, IMX7D_UART3_ROOT_CG },
[IMX7D_UART4_ROOT_PRE_DIV] = { 0xb100, 16, 0x7, IMX7D_UART4_ROOT_CG },
[IMX7D_UART5_ROOT_PRE_DIV] = { 0xb180, 16, 0x7, IMX7D_UART5_ROOT_CG },
[IMX7D_UART6_ROOT_PRE_DIV] = { 0xb200, 16, 0x7, IMX7D_UART6_ROOT_CG },
[IMX7D_UART7_ROOT_PRE_DIV] = { 0xb280, 16, 0x7, IMX7D_UART7_ROOT_CG },
[IMX7D_ENET_AXI_ROOT_DIV] = { 0x8900, 0, 0x3f, IMX7D_ENET_AXI_ROOT_PRE_DIV },
[IMX7D_ENET1_TIME_ROOT_DIV] = { 0xa780, 0, 0x3f, IMX7D_ENET1_TIME_ROOT_PRE_DIV },
[IMX7D_ENET2_TIME_ROOT_DIV] = { 0xa880, 0, 0x3f, IMX7D_ENET2_TIME_ROOT_PRE_DIV },
[IMX7D_ENET_PHY_REF_ROOT_CLK] = { 0xa900, 0, 0x3f, IMX7D_ENET_PHY_REF_ROOT_PRE_DIV },
[IMX7D_USDHC1_ROOT_DIV] = { 0xab00, 0, 0x3f, IMX7D_USDHC1_ROOT_PRE_DIV },
[IMX7D_USDHC2_ROOT_DIV] = { 0xab80, 0, 0x3f, IMX7D_USDHC2_ROOT_PRE_DIV },
[IMX7D_USDHC3_ROOT_DIV] = { 0xac00, 0, 0x3f, IMX7D_USDHC3_ROOT_PRE_DIV },
[IMX7D_I2C1_ROOT_DIV] = { 0xad80, 0, 0x3f, IMX7D_I2C1_ROOT_PRE_DIV },
[IMX7D_I2C2_ROOT_DIV] = { 0xae00, 0, 0x3f, IMX7D_I2C2_ROOT_PRE_DIV },
[IMX7D_I2C3_ROOT_DIV] = { 0xae80, 0, 0x3f, IMX7D_I2C3_ROOT_PRE_DIV },
[IMX7D_I2C4_ROOT_DIV] = { 0xaf00, 0, 0x3f, IMX7D_I2C4_ROOT_PRE_DIV },
[IMX7D_UART1_ROOT_DIV] = { 0xaf80, 0, 0x3f, IMX7D_UART1_ROOT_PRE_DIV },
[IMX7D_UART2_ROOT_DIV] = { 0xb000, 0, 0x3f, IMX7D_UART2_ROOT_PRE_DIV },
[IMX7D_UART3_ROOT_DIV] = { 0xb080, 0, 0x3f, IMX7D_UART3_ROOT_PRE_DIV },
[IMX7D_UART4_ROOT_DIV] = { 0xb100, 0, 0x3f, IMX7D_UART4_ROOT_PRE_DIV },
[IMX7D_UART5_ROOT_DIV] = { 0xb180, 0, 0x3f, IMX7D_UART5_ROOT_PRE_DIV },
[IMX7D_UART6_ROOT_DIV] = { 0xb200, 0, 0x3f, IMX7D_UART6_ROOT_PRE_DIV },
[IMX7D_UART7_ROOT_DIV] = { 0xb280, 0, 0x3f, IMX7D_UART7_ROOT_PRE_DIV },
};
const struct imxccm_mux imx7d_muxs[] = {
[IMX7D_ENET_AXI_ROOT_SRC] = { 0x8900, 24, 0x7 },
[IMX7D_ENET1_TIME_ROOT_SRC] = { 0xa780, 24, 0x7 },
[IMX7D_ENET2_TIME_ROOT_SRC] = { 0xa880, 24, 0x7 },
[IMX7D_ENET_PHY_REF_ROOT_SRC] = { 0xa900, 24, 0x7 },
[IMX7D_USDHC1_ROOT_SRC] = { 0xab00, 24, 0x7 },
[IMX7D_USDHC2_ROOT_SRC] = { 0xab80, 24, 0x7 },
[IMX7D_USDHC3_ROOT_SRC] = { 0xac00, 24, 0x7 },
[IMX7D_I2C1_ROOT_SRC] = { 0xad80, 24, 0x7 },
[IMX7D_I2C2_ROOT_SRC] = { 0xae00, 24, 0x7 },
[IMX7D_I2C3_ROOT_SRC] = { 0xae80, 24, 0x7 },
[IMX7D_I2C4_ROOT_SRC] = { 0xaf00, 24, 0x7 },
[IMX7D_UART1_ROOT_SRC] = { 0xaf80, 24, 0x7 },
[IMX7D_UART2_ROOT_SRC] = { 0xb000, 24, 0x7 },
[IMX7D_UART3_ROOT_SRC] = { 0xb080, 24, 0x7 },
[IMX7D_UART4_ROOT_SRC] = { 0xb100, 24, 0x7 },
[IMX7D_UART5_ROOT_SRC] = { 0xb180, 24, 0x7 },
[IMX7D_UART6_ROOT_SRC] = { 0xb200, 24, 0x7 },
[IMX7D_UART7_ROOT_SRC] = { 0xb280, 24, 0x7 },
};
#define IMX8MM_ARM_PLL 0x18
#define IMX8MM_SYS_PLL1_100M 0x32
#define IMX8MM_SYS_PLL1_800M 0x38
#define IMX8MM_SYS_PLL2_100M 0x3a
#define IMX8MM_SYS_PLL2_250M 0x3e
#define IMX8MM_SYS_PLL2_500M 0x40
#define IMX8MM_CLK_A53_SRC 0x42
#define IMX8MM_ARM_PLL_OUT 0x2c
#define IMX8MM_CLK_A53_CG 0x47
#define IMX8MM_CLK_A53_DIV 0x4c
#define IMX8MM_CLK_ENET_AXI 0x52
#define IMX8MM_CLK_NAND_USDHC_BUS 0x53
#define IMX8MM_CLK_USB_BUS 0x58
#define IMX8MM_CLK_AHB 0x5d
#define IMX8MM_CLK_IPG_ROOT 0x5f
#define IMX8MM_CLK_PCIE1_CTRL 0x67
#define IMX8MM_CLK_PCIE1_PHY 0x68
#define IMX8MM_CLK_PCIE1_AUX 0x69
#define IMX8MM_CLK_ENET_REF 0x74
#define IMX8MM_CLK_ENET_TIMER 0x75
#define IMX8MM_CLK_ENET_PHY_REF 0x76
#define IMX8MM_CLK_USDHC1 0x79
#define IMX8MM_CLK_USDHC2 0x7a
#define IMX8MM_CLK_I2C1 0x7b
#define IMX8MM_CLK_I2C2 0x7c
#define IMX8MM_CLK_I2C3 0x7d
#define IMX8MM_CLK_I2C4 0x7e
#define IMX8MM_CLK_UART1 0x7f
#define IMX8MM_CLK_UART2 0x80
#define IMX8MM_CLK_UART3 0x81
#define IMX8MM_CLK_UART4 0x82
#define IMX8MM_CLK_USB_CORE_REF 0x83
#define IMX8MM_CLK_USB_PHY_REF 0x84
#define IMX8MM_CLK_USDHC3 0x91
#define IMX8MM_CLK_PCIE2_CTRL 0x98
#define IMX8MM_CLK_PCIE2_PHY 0x99
#define IMX8MM_CLK_PCIE2_AUX 0x9a
#define IMX8MM_CLK_ENET1_ROOT 0xa2
#define IMX8MM_CLK_I2C1_ROOT 0xa4
#define IMX8MM_CLK_I2C2_ROOT 0xa5
#define IMX8MM_CLK_I2C3_ROOT 0xa6
#define IMX8MM_CLK_I2C4_ROOT 0xa7
#define IMX8MM_CLK_OCOTP_ROOT 0xa8
#define IMX8MM_CLK_PCIE1_ROOT 0xa9
#define IMX8MM_CLK_UART1_ROOT 0xbc
#define IMX8MM_CLK_UART2_ROOT 0xbd
#define IMX8MM_CLK_UART3_ROOT 0xbe
#define IMX8MM_CLK_UART4_ROOT 0xbf
#define IMX8MM_CLK_USB1_CTRL_ROOT 0xc0
#define IMX8MM_CLK_USDHC1_ROOT 0xc2
#define IMX8MM_CLK_USDHC2_ROOT 0xc3
#define IMX8MM_CLK_USDHC3_ROOT 0xd0
#define IMX8MM_CLK_TMU_ROOT 0xd1
#define IMX8MM_CLK_ARM 0xd7
const struct imxccm_gate imx8mm_gates[] = {
[IMX8MM_CLK_A53_CG] = { 0x8000, 14 },
[IMX8MM_CLK_ENET_AXI] = { 0x8880, 14 },
[IMX8MM_CLK_NAND_USDHC_BUS] = { 0x8900, 14 },
[IMX8MM_CLK_USB_BUS] = { 0x8b80, 14 },
[IMX8MM_CLK_AHB] = { 0x9000, 14 },
[IMX8MM_CLK_PCIE1_CTRL] = { 0xa300, 14 },
[IMX8MM_CLK_PCIE1_PHY] = { 0xa380, 14 },
[IMX8MM_CLK_PCIE1_AUX] = { 0xa400, 14 },
[IMX8MM_CLK_ENET_REF] = { 0xa980, 14 },
[IMX8MM_CLK_ENET_TIMER] = { 0xaa00, 14 },
[IMX8MM_CLK_ENET_PHY_REF] = { 0xaa80, 14 },
[IMX8MM_CLK_USDHC1] = { 0xac00, 14 },
[IMX8MM_CLK_USDHC2] = { 0xac80, 14 },
[IMX8MM_CLK_I2C1] = { 0xad00, 14 },
[IMX8MM_CLK_I2C2] = { 0xad80, 14 },
[IMX8MM_CLK_I2C3] = { 0xae00, 14 },
[IMX8MM_CLK_I2C4] = { 0xae80, 14 },
[IMX8MM_CLK_UART1] = { 0xaf00, 14 },
[IMX8MM_CLK_UART2] = { 0xaf80, 14 },
[IMX8MM_CLK_UART3] = { 0xb000, 14 },
[IMX8MM_CLK_UART4] = { 0xb080, 14 },
[IMX8MM_CLK_USB_CORE_REF] = { 0xb100, 14 },
[IMX8MM_CLK_USB_PHY_REF] = { 0xb180, 14 },
[IMX8MM_CLK_USDHC3] = { 0xbc80, 14 },
[IMX8MM_CLK_PCIE2_CTRL] = { 0xc000, 24, 0x7 },
[IMX8MM_CLK_PCIE2_PHY] = { 0xc080, 24, 0x7 },
[IMX8MM_CLK_PCIE2_AUX] = { 0xc100, 24, 0x7 },
[IMX8MM_CLK_ENET1_ROOT] = { 0x40a0, 0, IMX8MM_CLK_ENET_AXI },
[IMX8MM_CLK_I2C1_ROOT] = { 0x4170, 0, IMX8MM_CLK_I2C1 },
[IMX8MM_CLK_I2C2_ROOT] = { 0x4180, 0, IMX8MM_CLK_I2C2 },
[IMX8MM_CLK_I2C3_ROOT] = { 0x4190, 0, IMX8MM_CLK_I2C3 },
[IMX8MM_CLK_I2C4_ROOT] = { 0x41a0, 0, IMX8MM_CLK_I2C4 },
[IMX8MM_CLK_OCOTP_ROOT] = { 0x4220, 0, IMX8MM_CLK_IPG_ROOT },
[IMX8MM_CLK_PCIE1_ROOT] = { 0x4250, 0, IMX8MM_CLK_PCIE1_CTRL },
[IMX8MM_CLK_UART1_ROOT] = { 0x4490, 0, IMX8MM_CLK_UART1 },
[IMX8MM_CLK_UART2_ROOT] = { 0x44a0, 0, IMX8MM_CLK_UART2 },
[IMX8MM_CLK_UART3_ROOT] = { 0x44b0, 0, IMX8MM_CLK_UART3 },
[IMX8MM_CLK_UART4_ROOT] = { 0x44c0, 0, IMX8MM_CLK_UART4 },
[IMX8MM_CLK_USB1_CTRL_ROOT] = { 0x44d0, 0, IMX8MM_CLK_USB_BUS },
[IMX8MM_CLK_USDHC1_ROOT] = { 0x4510, 0, IMX8MM_CLK_USDHC1 },
[IMX8MM_CLK_USDHC2_ROOT] = { 0x4520, 0, IMX8MM_CLK_USDHC2 },
[IMX8MM_CLK_USDHC3_ROOT] = { 0x45e0, 0, IMX8MM_CLK_USDHC3 },
[IMX8MM_CLK_TMU_ROOT] = { 0x4620, 0 },
};
const struct imxccm_divider imx8mm_divs[] = {
[IMX8MM_CLK_A53_DIV] = { 0x8000, 0, 0x7, IMX8MM_CLK_A53_CG },
[IMX8MM_CLK_ENET_AXI] = { 0x8880, 0, 0x3f },
[IMX8MM_CLK_NAND_USDHC_BUS] = { 0x8900, 0, 0x3f },
[IMX8MM_CLK_USB_BUS] = { 0x8b80, 0, 0x3f },
[IMX8MM_CLK_AHB] = { 0x9000, 0, 0x3f },
[IMX8MM_CLK_IPG_ROOT] = { 0x9080, 0, 0x1, IMX8MM_CLK_AHB },
[IMX8MM_CLK_PCIE1_CTRL] = { 0xa300, 0, 0x3f },
[IMX8MM_CLK_PCIE1_PHY] = { 0xa380, 0, 0x3f },
[IMX8MM_CLK_PCIE1_AUX] = { 0xa400, 0, 0x3f },
[IMX8MM_CLK_USDHC1] = { 0xac00, 0, 0x3f },
[IMX8MM_CLK_USDHC2] = { 0xac80, 0, 0x3f },
[IMX8MM_CLK_I2C1] = { 0xad00, 0, 0x3f },
[IMX8MM_CLK_I2C2] = { 0xad80, 0, 0x3f },
[IMX8MM_CLK_I2C3] = { 0xae00, 0, 0x3f },
[IMX8MM_CLK_I2C4] = { 0xae80, 0, 0x3f },
[IMX8MM_CLK_UART1] = { 0xaf00, 0, 0x3f },
[IMX8MM_CLK_UART2] = { 0xaf80, 0, 0x3f },
[IMX8MM_CLK_UART3] = { 0xb000, 0, 0x3f },
[IMX8MM_CLK_UART4] = { 0xb080, 0, 0x3f },
[IMX8MM_CLK_USB_CORE_REF] = { 0xb100, 0, 0x3f },
[IMX8MM_CLK_USB_PHY_REF] = { 0xb180, 0, 0x3f },
[IMX8MM_CLK_USDHC3] = { 0xbc80, 0, 0x3f },
[IMX8MM_CLK_PCIE2_CTRL] = { 0xc000, 0, 0x3f },
[IMX8MM_CLK_PCIE2_PHY] = { 0xc080, 0, 0x3f },
[IMX8MM_CLK_PCIE2_AUX] = { 0xc100, 0, 0x3f },
};
const struct imxccm_divider imx8mm_predivs[] = {
[IMX8MM_CLK_ENET_AXI] = { 0x8880, 16, 0x7 },
[IMX8MM_CLK_NAND_USDHC_BUS] = { 0x8900, 16, 0x7 },
[IMX8MM_CLK_USB_BUS] = { 0x8b80, 16, 0x7 },
[IMX8MM_CLK_AHB] = { 0x9000, 16, 0x7 },
[IMX8MM_CLK_PCIE1_CTRL] = { 0xa300, 16, 0x7 },
[IMX8MM_CLK_PCIE1_PHY] = { 0xa380, 16, 0x7 },
[IMX8MM_CLK_PCIE1_AUX] = { 0xa400, 16, 0x7 },
[IMX8MM_CLK_USDHC1] = { 0xac00, 16, 0x7 },
[IMX8MM_CLK_USDHC2] = { 0xac80, 16, 0x7 },
[IMX8MM_CLK_I2C1] = { 0xad00, 16, 0x7 },
[IMX8MM_CLK_I2C2] = { 0xad80, 16, 0x7 },
[IMX8MM_CLK_I2C3] = { 0xae00, 16, 0x7 },
[IMX8MM_CLK_I2C4] = { 0xae80, 16, 0x7 },
[IMX8MM_CLK_UART1] = { 0xaf00, 16, 0x7 },
[IMX8MM_CLK_UART2] = { 0xaf80, 16, 0x7 },
[IMX8MM_CLK_UART3] = { 0xb000, 16, 0x7 },
[IMX8MM_CLK_UART4] = { 0xb080, 16, 0x7 },
[IMX8MM_CLK_USB_CORE_REF] = { 0xb100, 16, 0x7 },
[IMX8MM_CLK_USB_PHY_REF] = { 0xb180, 16, 0x7 },
[IMX8MM_CLK_USDHC3] = { 0xbc80, 16, 0x7 },
[IMX8MM_CLK_PCIE2_CTRL] = { 0xc000, 16, 0x7 },
[IMX8MM_CLK_PCIE2_PHY] = { 0xc080, 16, 0x7 },
[IMX8MM_CLK_PCIE2_AUX] = { 0xc100, 16, 0x7 },
};
const struct imxccm_mux imx8mm_muxs[] = {
[IMX8MM_CLK_A53_SRC] = { 0x8000, 24, 0x7 },
[IMX8MM_CLK_ENET_AXI] = { 0x8880, 24, 0x7 },
[IMX8MM_CLK_NAND_USDHC_BUS] = { 0x8900, 24, 0x7 },
[IMX8MM_CLK_USB_BUS] = { 0x8b80, 24, 0x7 },
[IMX8MM_CLK_AHB] = { 0x9000, 24, 0x7 },
[IMX8MM_CLK_PCIE1_CTRL] = { 0xa300, 24, 0x7 },
[IMX8MM_CLK_PCIE1_PHY] = { 0xa380, 24, 0x7 },
[IMX8MM_CLK_PCIE1_AUX] = { 0xa400, 24, 0x7 },
[IMX8MM_CLK_USDHC1] = { 0xac00, 24, 0x7 },
[IMX8MM_CLK_USDHC2] = { 0xac80, 24, 0x7 },
[IMX8MM_CLK_I2C1] = { 0xad00, 24, 0x7 },
[IMX8MM_CLK_I2C2] = { 0xad80, 24, 0x7 },
[IMX8MM_CLK_I2C3] = { 0xae00, 24, 0x7 },
[IMX8MM_CLK_I2C4] = { 0xae80, 24, 0x7 },
[IMX8MM_CLK_UART1] = { 0xaf00, 24, 0x7 },
[IMX8MM_CLK_UART2] = { 0xaf80, 24, 0x7 },
[IMX8MM_CLK_UART3] = { 0xb000, 24, 0x7 },
[IMX8MM_CLK_UART4] = { 0xb080, 24, 0x7 },
[IMX8MM_CLK_USB_CORE_REF] = { 0xb100, 24, 0x7 },
[IMX8MM_CLK_USB_PHY_REF] = { 0xb180, 24, 0x7 },
[IMX8MM_CLK_USDHC3] = { 0xbc80, 24, 0x7 },
[IMX8MM_CLK_PCIE2_CTRL] = { 0xc000, 24, 0x7 },
[IMX8MM_CLK_PCIE2_PHY] = { 0xc080, 24, 0x7 },
[IMX8MM_CLK_PCIE2_AUX] = { 0xc100, 24, 0x7 },
};
#define IMX8MP_CLK_24M 0x02
#define IMX8MP_SYS_PLL1_266M 0x36
#define IMX8MP_SYS_PLL2_50M 0x39
#define IMX8MP_SYS_PLL2_100M 0x3a
#define IMX8MP_SYS_PLL2_125M 0x3b
#define IMX8MP_SYS_PLL2_500M 0x40
#define IMX8MP_CLK_ENET_AXI 0x5e
#define IMX8MP_CLK_NAND_USDHC_BUS 0x5f
#define IMX8MP_CLK_AHB 0x6b
#define IMX8MP_CLK_IPG_ROOT 0x6e
#define IMX8MP_CLK_PCIE_PHY 0x77
#define IMX8MP_CLK_PCIE_AUX 0x78
#define IMX8MP_CLK_I2C5 0x79
#define IMX8MP_CLK_I2C6 0x7a
#define IMX8MP_CLK_ENET_QOS 0x81
#define IMX8MP_CLK_ENET_QOS_TIMER 0x82
#define IMX8MP_CLK_ENET_REF 0x83
#define IMX8MP_CLK_ENET_TIMER 0x84
#define IMX8MP_CLK_ENET_PHY_REF 0x85
#define IMX8MP_CLK_USDHC1 0x88
#define IMX8MP_CLK_USDHC2 0x89
#define IMX8MP_CLK_I2C1 0x8a
#define IMX8MP_CLK_I2C2 0x8b
#define IMX8MP_CLK_I2C3 0x8c
#define IMX8MP_CLK_I2C4 0x8d
#define IMX8MP_CLK_UART1 0x8e
#define IMX8MP_CLK_UART2 0x8f
#define IMX8MP_CLK_UART3 0x90
#define IMX8MP_CLK_UART4 0x91
#define IMX8MP_CLK_USB_CORE_REF 0x92
#define IMX8MP_CLK_USB_PHY_REF 0x93
#define IMX8MP_CLK_USDHC3 0xa9
#define IMX8MP_CLK_PCIE2_CTRL 0xb0
#define IMX8MP_CLK_PCIE2_PHY 0xb1
#define IMX8MP_CLK_ENET1_ROOT 0xc0
#define IMX8MP_CLK_I2C1_ROOT 0xcd
#define IMX8MP_CLK_I2C2_ROOT 0xce
#define IMX8MP_CLK_I2C3_ROOT 0xcf
#define IMX8MP_CLK_I2C4_ROOT 0xd0
#define IMX8MP_CLK_PCIE_ROOT 0xd9
#define IMX8MP_CLK_QOS_ROOT 0xe0
#define IMX8MP_CLK_QOS_ENET_ROOT 0xe1
#define IMX8MP_CLK_I2C5_ROOT 0xe7
#define IMX8MP_CLK_I2C6_ROOT 0xe8
#define IMX8MP_CLK_ENET_QOS_ROOT 0xed
#define IMX8MP_CLK_SIM_ENET_ROOT 0xf2
#define IMX8MP_CLK_UART1_ROOT 0xfb
#define IMX8MP_CLK_UART2_ROOT 0xfc
#define IMX8MP_CLK_UART3_ROOT 0xfd
#define IMX8MP_CLK_UART4_ROOT 0xfe
#define IMX8MP_CLK_USB_ROOT 0xff
#define IMX8MP_CLK_USB_PHY_ROOT 0x100
#define IMX8MP_CLK_USDHC1_ROOT 0x101
#define IMX8MP_CLK_USDHC2_ROOT 0x102
#define IMX8MP_CLK_HSIO_ROOT 0x10c
#define IMX8MP_CLK_USDHC3_ROOT 0x115
#define IMX8MP_CLK_HSIO_AXI 0x137
const struct imxccm_gate imx8mp_gates[] = {
[IMX8MP_CLK_ENET_AXI] = { 0x8880, 14 },
[IMX8MP_CLK_NAND_USDHC_BUS] = { 0x8900, 14 },
[IMX8MP_CLK_AHB] = { 0x9000, 14 },
[IMX8MP_CLK_PCIE_PHY] = { 0xa380, 14 },
[IMX8MP_CLK_PCIE_AUX] = { 0xa400, 14 },
[IMX8MP_CLK_I2C5] = { 0xa480, 14 },
[IMX8MP_CLK_I2C6] = { 0xa500, 14 },
[IMX8MP_CLK_ENET_QOS] = { 0xa880, 14 },
[IMX8MP_CLK_ENET_QOS_TIMER] = { 0xa900, 14 },
[IMX8MP_CLK_ENET_REF] = { 0xa980, 14 },
[IMX8MP_CLK_ENET_TIMER] = { 0xaa00, 14 },
[IMX8MP_CLK_ENET_PHY_REF] = { 0xaa80, 14 },
[IMX8MP_CLK_USDHC1] = { 0xac00, 14 },
[IMX8MP_CLK_USDHC2] = { 0xac80, 14 },
[IMX8MP_CLK_I2C1] = { 0xad00, 14 },
[IMX8MP_CLK_I2C2] = { 0xad80, 14 },
[IMX8MP_CLK_I2C3] = { 0xae00, 14 },
[IMX8MP_CLK_I2C4] = { 0xae80, 14 },
[IMX8MP_CLK_UART1] = { 0xaf00, 14 },
[IMX8MP_CLK_UART2] = { 0xaf80, 14 },
[IMX8MP_CLK_UART3] = { 0xb000, 14 },
[IMX8MP_CLK_UART4] = { 0xb080, 14 },
[IMX8MP_CLK_USB_CORE_REF] = { 0xb100, 14 },
[IMX8MP_CLK_USB_PHY_REF] = { 0xb180, 14 },
[IMX8MP_CLK_USDHC3] = { 0xbc80, 14 },
[IMX8MP_CLK_PCIE2_CTRL] = { 0xc000, 14 },
[IMX8MP_CLK_PCIE2_PHY] = { 0xc080, 14 },
[IMX8MP_CLK_ENET1_ROOT] = { 0x40a0, 0, IMX8MP_CLK_ENET_AXI },
[IMX8MP_CLK_I2C1_ROOT] = { 0x4170, 0, IMX8MP_CLK_I2C1 },
[IMX8MP_CLK_I2C2_ROOT] = { 0x4180, 0, IMX8MP_CLK_I2C2 },
[IMX8MP_CLK_I2C3_ROOT] = { 0x4190, 0, IMX8MP_CLK_I2C3 },
[IMX8MP_CLK_I2C4_ROOT] = { 0x41a0, 0, IMX8MP_CLK_I2C4 },
[IMX8MP_CLK_PCIE_ROOT] = { 0x4250, 0, IMX8MP_CLK_PCIE_AUX },
[IMX8MP_CLK_QOS_ROOT] = { 0x42c0, 0, IMX8MP_CLK_IPG_ROOT },
[IMX8MP_CLK_QOS_ENET_ROOT] = { 0x42e0, 0, IMX8MP_CLK_IPG_ROOT },
[IMX8MP_CLK_I2C5_ROOT] = { 0x4330, 0, IMX8MP_CLK_I2C5 },
[IMX8MP_CLK_I2C6_ROOT] = { 0x4340, 0, IMX8MP_CLK_I2C6 },
[IMX8MP_CLK_ENET_QOS_ROOT] = { 0x43b0, 0, IMX8MP_CLK_SIM_ENET_ROOT },
[IMX8MP_CLK_SIM_ENET_ROOT] = { 0x4400, 0, IMX8MP_CLK_ENET_AXI },
[IMX8MP_CLK_UART1_ROOT] = { 0x4490, 0, IMX8MP_CLK_UART1 },
[IMX8MP_CLK_UART2_ROOT] = { 0x44a0, 0, IMX8MP_CLK_UART2 },
[IMX8MP_CLK_UART3_ROOT] = { 0x44b0, 0, IMX8MP_CLK_UART3 },
[IMX8MP_CLK_UART4_ROOT] = { 0x44c0, 0, IMX8MP_CLK_UART4 },
[IMX8MP_CLK_USB_ROOT] = { 0x44d0, 0 },
[IMX8MP_CLK_USB_PHY_ROOT] = { 0x44f0, 0, IMX8MP_CLK_USB_PHY_REF },
[IMX8MP_CLK_USDHC1_ROOT] = { 0x4510, 0, IMX8MP_CLK_USDHC1 },
[IMX8MP_CLK_USDHC2_ROOT] = { 0x4520, 0, IMX8MP_CLK_USDHC2 },
[IMX8MP_CLK_HSIO_ROOT] = { 0x45c0, 0, IMX8MP_CLK_IPG_ROOT },
[IMX8MP_CLK_USDHC3_ROOT] = { 0x45e0, 0, IMX8MP_CLK_USDHC3 },
[IMX8MP_CLK_HSIO_AXI] = { 0x8400, 14 },
};
const struct imxccm_divider imx8mp_divs[] = {
[IMX8MP_CLK_ENET_AXI] = { 0x8880, 0, 0x3f },
[IMX8MP_CLK_NAND_USDHC_BUS] = { 0x8900, 0, 0x3f },
[IMX8MP_CLK_AHB] = { 0x9000, 0, 0x3f },
[IMX8MP_CLK_IPG_ROOT] = { 0x9080, 0, 0x1, IMX8MP_CLK_AHB },
[IMX8MP_CLK_PCIE_PHY] = { 0xa380, 0, 0x3f },
[IMX8MP_CLK_PCIE_AUX] = { 0xa400, 0, 0x3f },
[IMX8MP_CLK_I2C5] = { 0xa480, 0, 0x3f },
[IMX8MP_CLK_I2C6] = { 0xa500, 0, 0x3f },
[IMX8MP_CLK_ENET_QOS] = { 0xa880, 0, 0x3f },
[IMX8MP_CLK_ENET_QOS_TIMER] = { 0xa900, 0, 0x3f },
[IMX8MP_CLK_ENET_REF] = { 0xa980, 0, 0x3f },
[IMX8MP_CLK_ENET_TIMER] = { 0xaa00, 0, 0x3f },
[IMX8MP_CLK_ENET_PHY_REF] = { 0xaa80, 0, 0x3f},
[IMX8MP_CLK_USDHC1] = { 0xac00, 0, 0x3f },
[IMX8MP_CLK_USDHC2] = { 0xac80, 0, 0x3f },
[IMX8MP_CLK_I2C1] = { 0xad00, 0, 0x3f },
[IMX8MP_CLK_I2C2] = { 0xad80, 0, 0x3f },
[IMX8MP_CLK_I2C3] = { 0xae00, 0, 0x3f },
[IMX8MP_CLK_I2C4] = { 0xae80, 0, 0x3f },
[IMX8MP_CLK_UART1] = { 0xaf00, 0, 0x3f },
[IMX8MP_CLK_UART2] = { 0xaf80, 0, 0x3f },
[IMX8MP_CLK_UART3] = { 0xb000, 0, 0x3f },
[IMX8MP_CLK_UART4] = { 0xb080, 0, 0x3f },
[IMX8MP_CLK_USB_CORE_REF] = { 0xb100, 0, 0x3f },
[IMX8MP_CLK_USB_PHY_REF] = { 0xb180, 0, 0x3f },
[IMX8MP_CLK_USDHC3] = { 0xbc80, 0, 0x3f },
[IMX8MP_CLK_PCIE2_CTRL] = { 0xc000, 0, 0x3f },
[IMX8MP_CLK_PCIE2_PHY] = { 0xc080, 0, 0x3f },
[IMX8MP_CLK_HSIO_AXI] = { 0x8400, 0, 0x3f },
};
const struct imxccm_divider imx8mp_predivs[] = {
[IMX8MP_CLK_ENET_AXI] = { 0x8880, 16, 0x7 },
[IMX8MP_CLK_NAND_USDHC_BUS] = { 0x8900, 16, 0x7 },
[IMX8MP_CLK_AHB] = { 0x9000, 16, 0x7 },
[IMX8MP_CLK_PCIE_PHY] = { 0xa380, 16, 0x7 },
[IMX8MP_CLK_PCIE_AUX] = { 0xa400, 16, 0x7 },
[IMX8MP_CLK_I2C5] = { 0xa480, 16, 0x7 },
[IMX8MP_CLK_I2C6] = { 0xa500, 16, 0x7 },
[IMX8MP_CLK_ENET_QOS] = { 0xa880, 16, 0x7 },
[IMX8MP_CLK_ENET_QOS_TIMER] = { 0xa900, 16, 0x7 },
[IMX8MP_CLK_ENET_REF] = { 0xa980, 16, 0x7 },
[IMX8MP_CLK_ENET_TIMER] = { 0xaa00, 16, 0x7 },
[IMX8MP_CLK_ENET_PHY_REF] = { 0xaa80, 16, 0x7 },
[IMX8MP_CLK_USDHC1] = { 0xac00, 16, 0x7 },
[IMX8MP_CLK_USDHC2] = { 0xac80, 16, 0x7 },
[IMX8MP_CLK_I2C1] = { 0xad00, 16, 0x7 },
[IMX8MP_CLK_I2C2] = { 0xad80, 16, 0x7 },
[IMX8MP_CLK_I2C3] = { 0xae00, 16, 0x7 },
[IMX8MP_CLK_I2C4] = { 0xae80, 16, 0x7 },
[IMX8MP_CLK_UART1] = { 0xaf00, 16, 0x7 },
[IMX8MP_CLK_UART2] = { 0xaf80, 16, 0x7 },
[IMX8MP_CLK_UART3] = { 0xb000, 16, 0x7 },
[IMX8MP_CLK_UART4] = { 0xb080, 16, 0x7 },
[IMX8MP_CLK_USB_CORE_REF] = { 0xb100, 16, 0x7 },
[IMX8MP_CLK_USB_PHY_REF] = { 0xb180, 16, 0x7 },
[IMX8MP_CLK_USDHC3] = { 0xbc80, 16, 0x7 },
[IMX8MP_CLK_PCIE2_CTRL] = { 0xc000, 16, 0x7 },
[IMX8MP_CLK_PCIE2_PHY] = { 0xc080, 16, 0x7 },
[IMX8MP_CLK_HSIO_AXI] = { 0x8400, 16, 0x7 },
};
const struct imxccm_mux imx8mp_muxs[] = {
[IMX8MP_CLK_ENET_AXI] = { 0x8880, 24, 0x7 },
[IMX8MP_CLK_NAND_USDHC_BUS] = { 0x8900, 24, 0x7 },
[IMX8MP_CLK_AHB] = { 0x9000, 24, 0x7 },
[IMX8MP_CLK_PCIE_PHY] = { 0xa380, 24, 0x7 },
[IMX8MP_CLK_PCIE_AUX] = { 0xa400, 24, 0x7 },
[IMX8MP_CLK_I2C5] = { 0xa480, 24, 0x7 },
[IMX8MP_CLK_I2C6] = { 0xa500, 24, 0x7 },
[IMX8MP_CLK_ENET_QOS] = { 0xa880, 24, 0x7 },
[IMX8MP_CLK_ENET_QOS_TIMER] = { 0xa900, 24, 0x7 },
[IMX8MP_CLK_ENET_REF] = { 0xa980, 24, 0x7 },
[IMX8MP_CLK_ENET_TIMER] = { 0xaa00, 24, 0x7 },
[IMX8MP_CLK_ENET_PHY_REF] = { 0xaa80, 24, 0x7 },
[IMX8MP_CLK_USDHC1] = { 0xac00, 24, 0x7 },
[IMX8MP_CLK_USDHC2] = { 0xac80, 24, 0x7 },
[IMX8MP_CLK_I2C1] = { 0xad00, 24, 0x7 },
[IMX8MP_CLK_I2C2] = { 0xad80, 24, 0x7 },
[IMX8MP_CLK_I2C3] = { 0xae00, 24, 0x7 },
[IMX8MP_CLK_I2C4] = { 0xae80, 24, 0x7 },
[IMX8MP_CLK_UART1] = { 0xaf00, 24, 0x7 },
[IMX8MP_CLK_UART2] = { 0xaf80, 24, 0x7 },
[IMX8MP_CLK_UART3] = { 0xb000, 24, 0x7 },
[IMX8MP_CLK_UART4] = { 0xb080, 24, 0x7 },
[IMX8MP_CLK_USB_CORE_REF] = { 0xb100, 24, 0x7 },
[IMX8MP_CLK_USB_PHY_REF] = { 0xb180, 24, 0x7 },
[IMX8MP_CLK_USDHC3] = { 0xbc80, 24, 0x7 },
[IMX8MP_CLK_PCIE2_CTRL] = { 0xc000, 24, 0x7 },
[IMX8MP_CLK_PCIE2_PHY] = { 0xc080, 24, 0x7 },
[IMX8MP_CLK_HSIO_AXI] = { 0x8400, 24, 0x7 },
};
#define IMX8MQ_CLK_32K 0x01
#define IMX8MQ_ARM_PLL 0x0a
#define IMX8MQ_ARM_PLL_OUT 0x0c
#define IMX8MQ_SYS1_PLL_100M 0x48
#define IMX8MQ_SYS1_PLL_266M 0x4c
#define IMX8MQ_SYS1_PLL_400M 0x4d
#define IMX8MQ_SYS1_PLL_800M 0x4e
#define IMX8MQ_SYS2_PLL_100M 0x50
#define IMX8MQ_SYS2_PLL_250M 0x54
#define IMX8MQ_SYS2_PLL_500M 0x56
#define IMX8MQ_CLK_A53_SRC 0x58
#define IMX8MQ_CLK_A53_CG 0x59
#define IMX8MQ_CLK_A53_DIV 0x5a
#define IMX8MQ_CLK_ENET_AXI 0x68
#define IMX8MQ_CLK_NAND_USDHC_BUS 0x69
#define IMX8MQ_CLK_USB_BUS 0x6e
#define IMX8MQ_CLK_AHB 0x74
#define IMX8MQ_CLK_PCIE1_CTRL 0x7c
#define IMX8MQ_CLK_PCIE1_PHY 0x7d
#define IMX8MQ_CLK_PCIE1_AUX 0x7e
#define IMX8MQ_CLK_ENET_REF 0x89
#define IMX8MQ_CLK_ENET_TIMER 0x8a
#define IMX8MQ_CLK_ENET_PHY_REF 0x8b
#define IMX8MQ_CLK_USDHC1 0x8e
#define IMX8MQ_CLK_USDHC2 0x8f
#define IMX8MQ_CLK_I2C1 0x90
#define IMX8MQ_CLK_I2C2 0x91
#define IMX8MQ_CLK_I2C3 0x92
#define IMX8MQ_CLK_I2C4 0x93
#define IMX8MQ_CLK_UART1 0x94
#define IMX8MQ_CLK_UART2 0x95
#define IMX8MQ_CLK_UART3 0x96
#define IMX8MQ_CLK_UART4 0x97
#define IMX8MQ_CLK_USB_CORE_REF 0x98
#define IMX8MQ_CLK_USB_PHY_REF 0x99
#define IMX8MQ_CLK_ECSPI1 0x9a
#define IMX8MQ_CLK_ECSPI2 0x9b
#define IMX8MQ_CLK_PWM1 0x9c
#define IMX8MQ_CLK_PWM2 0x9d
#define IMX8MQ_CLK_PWM3 0x9e
#define IMX8MQ_CLK_PWM4 0x9f
#define IMX8MQ_CLK_PCIE2_CTRL 0xad
#define IMX8MQ_CLK_PCIE2_PHY 0xae
#define IMX8MQ_CLK_PCIE2_AUX 0xaf
#define IMX8MQ_CLK_ECSPI3 0xb0
#define IMX8MQ_CLK_ECSPI1_ROOT 0xb3
#define IMX8MQ_CLK_ECSPI2_ROOT 0xb4
#define IMX8MQ_CLK_ECSPI3_ROOT 0xb5
#define IMX8MQ_CLK_ENET1_ROOT 0xb6
#define IMX8MQ_CLK_I2C1_ROOT 0xb8
#define IMX8MQ_CLK_I2C2_ROOT 0xb9
#define IMX8MQ_CLK_I2C3_ROOT 0xba
#define IMX8MQ_CLK_I2C4_ROOT 0xbb
#define IMX8MQ_CLK_PCIE1_ROOT 0xbd
#define IMX8MQ_CLK_PCIE2_ROOT 0xbe
#define IMX8MQ_CLK_PWM1_ROOT 0xbf
#define IMX8MQ_CLK_PWM2_ROOT 0xc0
#define IMX8MQ_CLK_PWM3_ROOT 0xc1
#define IMX8MQ_CLK_PWM4_ROOT 0xc2
#define IMX8MQ_CLK_UART1_ROOT 0xca
#define IMX8MQ_CLK_UART2_ROOT 0xcb
#define IMX8MQ_CLK_UART3_ROOT 0xcc
#define IMX8MQ_CLK_UART4_ROOT 0xcd
#define IMX8MQ_CLK_USB1_CTRL_ROOT 0xce
#define IMX8MQ_CLK_USB2_CTRL_ROOT 0xcf
#define IMX8MQ_CLK_USB1_PHY_ROOT 0xd0
#define IMX8MQ_CLK_USB2_PHY_ROOT 0xd1
#define IMX8MQ_CLK_USDHC1_ROOT 0xd2
#define IMX8MQ_CLK_USDHC2_ROOT 0xd3
#define IMX8MQ_CLK_IPG_ROOT 0xec
#define IMX8MQ_CLK_TMU_ROOT 0xf6
#define IMX8MQ_CLK_OCOTP_ROOT 0xfa
#define IMX8MQ_CLK_ARM 0x102
const struct imxccm_gate imx8mq_gates[] = {
[IMX8MQ_CLK_A53_CG] = { 0x8000, 14 },
[IMX8MQ_CLK_ENET_AXI] = { 0x8880, 14 },
[IMX8MQ_CLK_NAND_USDHC_BUS] = { 0x8900, 14 },
[IMX8MQ_CLK_USB_BUS] = { 0x8b80, 14 },
[IMX8MQ_CLK_AHB] = { 0x9000, 14 },
[IMX8MQ_CLK_PCIE1_CTRL] = { 0xa300, 14 },
[IMX8MQ_CLK_PCIE1_PHY] = { 0xa380, 14 },
[IMX8MQ_CLK_PCIE1_AUX] = { 0xa400, 14 },
[IMX8MQ_CLK_ENET_REF] = { 0xa980, 14 },
[IMX8MQ_CLK_ENET_TIMER] = { 0xaa00, 14 },
[IMX8MQ_CLK_ENET_PHY_REF] = { 0xaa80, 14 },
[IMX8MQ_CLK_USDHC1] = { 0xac00, 14 },
[IMX8MQ_CLK_USDHC2] = { 0xac80, 14 },
[IMX8MQ_CLK_I2C1] = { 0xad00, 14 },
[IMX8MQ_CLK_I2C2] = { 0xad80, 14 },
[IMX8MQ_CLK_I2C3] = { 0xae00, 14 },
[IMX8MQ_CLK_I2C4] = { 0xae80, 14 },
[IMX8MQ_CLK_UART1] = { 0xaf00, 14 },
[IMX8MQ_CLK_UART2] = { 0xaf80, 14 },
[IMX8MQ_CLK_UART3] = { 0xb000, 14 },
[IMX8MQ_CLK_UART4] = { 0xb080, 14 },
[IMX8MQ_CLK_USB_CORE_REF] = { 0xb100, 14 },
[IMX8MQ_CLK_USB_PHY_REF] = { 0xb180, 14 },
[IMX8MQ_CLK_ECSPI1] = { 0xb280, 14 },
[IMX8MQ_CLK_ECSPI2] = { 0xb300, 14 },
[IMX8MQ_CLK_PWM1] = { 0xb380, 14 },
[IMX8MQ_CLK_PWM2] = { 0xb400, 14 },
[IMX8MQ_CLK_PWM3] = { 0xb480, 14 },
[IMX8MQ_CLK_PWM4] = { 0xb500, 14 },
[IMX8MQ_CLK_PCIE2_CTRL] = { 0xc000, 14 },
[IMX8MQ_CLK_PCIE2_PHY] = { 0xc080, 14 },
[IMX8MQ_CLK_PCIE2_AUX] = { 0xc100, 14 },
[IMX8MQ_CLK_ECSPI3] = { 0xc180, 14 },
[IMX8MQ_CLK_ECSPI1_ROOT] = { 0x4070, 0, IMX8MQ_CLK_ECSPI1 },
[IMX8MQ_CLK_ECSPI2_ROOT] = { 0x4080, 0, IMX8MQ_CLK_ECSPI2 },
[IMX8MQ_CLK_ECSPI3_ROOT] = { 0x4090, 0, IMX8MQ_CLK_ECSPI3 },
[IMX8MQ_CLK_ENET1_ROOT] = { 0x40a0, 0, IMX8MQ_CLK_ENET_AXI },
[IMX8MQ_CLK_I2C1_ROOT] = { 0x4170, 0, IMX8MQ_CLK_I2C1 },
[IMX8MQ_CLK_I2C2_ROOT] = { 0x4180, 0, IMX8MQ_CLK_I2C2 },
[IMX8MQ_CLK_I2C3_ROOT] = { 0x4190, 0, IMX8MQ_CLK_I2C3 },
[IMX8MQ_CLK_I2C4_ROOT] = { 0x41a0, 0, IMX8MQ_CLK_I2C4 },
[IMX8MQ_CLK_PCIE1_ROOT] = { 0x4250, 0, IMX8MQ_CLK_PCIE1_CTRL },
[IMX8MQ_CLK_PCIE2_ROOT] = { 0x4640, 0, IMX8MQ_CLK_PCIE2_CTRL },
[IMX8MQ_CLK_PWM1_ROOT] = { 0x4280, 0, IMX8MQ_CLK_PWM1 },
[IMX8MQ_CLK_PWM2_ROOT] = { 0x4290, 0, IMX8MQ_CLK_PWM2 },
[IMX8MQ_CLK_PWM3_ROOT] = { 0x42a0, 0, IMX8MQ_CLK_PWM3 },
[IMX8MQ_CLK_PWM4_ROOT] = { 0x42b0, 0, IMX8MQ_CLK_PWM4 },
[IMX8MQ_CLK_UART1_ROOT] = { 0x4490, 0, IMX8MQ_CLK_UART1 },
[IMX8MQ_CLK_UART2_ROOT] = { 0x44a0, 0, IMX8MQ_CLK_UART2 },
[IMX8MQ_CLK_UART3_ROOT] = { 0x44b0, 0, IMX8MQ_CLK_UART3 },
[IMX8MQ_CLK_UART4_ROOT] = { 0x44c0, 0, IMX8MQ_CLK_UART4 },
[IMX8MQ_CLK_USB1_CTRL_ROOT] = { 0x44d0, 0, IMX8MQ_CLK_USB_BUS },
[IMX8MQ_CLK_USB2_CTRL_ROOT] = { 0x44e0, 0, IMX8MQ_CLK_USB_BUS },
[IMX8MQ_CLK_USB1_PHY_ROOT] = { 0x44f0, 0, IMX8MQ_CLK_USB_PHY_REF },
[IMX8MQ_CLK_USB2_PHY_ROOT] = { 0x4500, 0, IMX8MQ_CLK_USB_PHY_REF },
[IMX8MQ_CLK_USDHC1_ROOT] = { 0x4510, 0, IMX8MQ_CLK_USDHC1 },
[IMX8MQ_CLK_USDHC2_ROOT] = { 0x4520, 0, IMX8MQ_CLK_USDHC2 },
[IMX8MQ_CLK_TMU_ROOT] = { 0x4620, 0 },
[IMX8MQ_CLK_OCOTP_ROOT] = { 0x4220, 0, IMX8MQ_CLK_IPG_ROOT },
};
const struct imxccm_divider imx8mq_divs[] = {
[IMX8MQ_CLK_A53_DIV] = { 0x8000, 0, 0x7, IMX8MQ_CLK_A53_CG },
[IMX8MQ_CLK_ENET_AXI] = { 0x8880, 0, 0x3f },
[IMX8MQ_CLK_NAND_USDHC_BUS] = { 0x8900, 0, 0x3f },
[IMX8MQ_CLK_USB_BUS] = { 0x8b80, 0, 0x3f },
[IMX8MQ_CLK_AHB] = { 0x9000, 0, 0x3f },
[IMX8MQ_CLK_PCIE1_CTRL] = { 0xa300, 0, 0x3f },
[IMX8MQ_CLK_PCIE1_PHY] = { 0xa380, 0, 0x3f },
[IMX8MQ_CLK_PCIE1_AUX] = { 0xa400, 0, 0x3f },
[IMX8MQ_CLK_ENET_REF] = { 0xa980, 0, 0x3f },
[IMX8MQ_CLK_ENET_TIMER] = { 0xaa00, 0, 0x3f },
[IMX8MQ_CLK_ENET_PHY_REF] = { 0xaa80, 0, 0x3f },
[IMX8MQ_CLK_USDHC1] = { 0xac00, 0, 0x3f },
[IMX8MQ_CLK_USDHC2] = { 0xac80, 0, 0x3f },
[IMX8MQ_CLK_I2C1] = { 0xad00, 0, 0x3f },
[IMX8MQ_CLK_I2C2] = { 0xad80, 0, 0x3f },
[IMX8MQ_CLK_I2C3] = { 0xae00, 0, 0x3f },
[IMX8MQ_CLK_I2C4] = { 0xae80, 0, 0x3f },
[IMX8MQ_CLK_UART1] = { 0xaf00, 0, 0x3f },
[IMX8MQ_CLK_UART2] = { 0xaf80, 0, 0x3f },
[IMX8MQ_CLK_UART3] = { 0xb000, 0, 0x3f },
[IMX8MQ_CLK_UART4] = { 0xb080, 0, 0x3f },
[IMX8MQ_CLK_USB_CORE_REF] = { 0xb100, 0, 0x3f },
[IMX8MQ_CLK_USB_PHY_REF] = { 0xb180, 0, 0x3f },
[IMX8MQ_CLK_ECSPI1] = { 0xb280, 0, 0x3f },
[IMX8MQ_CLK_ECSPI2] = { 0xb300, 0, 0x3f },
[IMX8MQ_CLK_PWM1] = { 0xb380, 0, 0x3f },
[IMX8MQ_CLK_PWM2] = { 0xb400, 0, 0x3f },
[IMX8MQ_CLK_PWM3] = { 0xb480, 0, 0x3f },
[IMX8MQ_CLK_PWM4] = { 0xb500, 0, 0x3f },
[IMX8MQ_CLK_PCIE2_CTRL] = { 0xc000, 0, 0x3f },
[IMX8MQ_CLK_PCIE2_PHY] = { 0xc080, 0, 0x3f },
[IMX8MQ_CLK_PCIE2_AUX] = { 0xc100, 0, 0x3f },
[IMX8MQ_CLK_ECSPI3] = { 0xc180, 0, 0x3f },
[IMX8MQ_CLK_IPG_ROOT] = { 0x9080, 0, 0x1, IMX8MQ_CLK_AHB },
};
const struct imxccm_divider imx8mq_predivs[] = {
[IMX8MQ_CLK_ENET_AXI] = { 0x8880, 16, 0x7 },
[IMX8MQ_CLK_NAND_USDHC_BUS] = { 0x8900, 16, 0x7 },
[IMX8MQ_CLK_USB_BUS] = { 0x8b80, 16, 0x7 },
[IMX8MQ_CLK_AHB] = { 0x9000, 16, 0x7 },
[IMX8MQ_CLK_PCIE1_CTRL] = { 0xa300, 16, 0x7 },
[IMX8MQ_CLK_PCIE1_PHY] = { 0xa380, 16, 0x7 },
[IMX8MQ_CLK_PCIE1_AUX] = { 0xa400, 16, 0x7 },
[IMX8MQ_CLK_ENET_REF] = { 0xa980, 16, 0x7 },
[IMX8MQ_CLK_ENET_TIMER] = { 0xaa00, 16, 0x7 },
[IMX8MQ_CLK_ENET_PHY_REF] = { 0xaa80, 16, 0x7 },
[IMX8MQ_CLK_USDHC1] = { 0xac00, 16, 0x7 },
[IMX8MQ_CLK_USDHC2] = { 0xac80, 16, 0x7 },
[IMX8MQ_CLK_I2C1] = { 0xad00, 16, 0x7 },
[IMX8MQ_CLK_I2C2] = { 0xad80, 16, 0x7 },
[IMX8MQ_CLK_I2C3] = { 0xae00, 16, 0x7 },
[IMX8MQ_CLK_I2C4] = { 0xae80, 16, 0x7 },
[IMX8MQ_CLK_UART1] = { 0xaf00, 16, 0x7 },
[IMX8MQ_CLK_UART2] = { 0xaf80, 16, 0x7 },
[IMX8MQ_CLK_UART3] = { 0xb000, 16, 0x7 },
[IMX8MQ_CLK_UART4] = { 0xb080, 16, 0x7 },
[IMX8MQ_CLK_USB_CORE_REF] = { 0xb100, 16, 0x7 },
[IMX8MQ_CLK_USB_PHY_REF] = { 0xb180, 16, 0x7 },
[IMX8MQ_CLK_ECSPI1] = { 0xb280, 16, 0x7 },
[IMX8MQ_CLK_ECSPI2] = { 0xb300, 16, 0x7 },
[IMX8MQ_CLK_PWM1] = { 0xb380, 16, 0x7 },
[IMX8MQ_CLK_PWM2] = { 0xb400, 16, 0x7 },
[IMX8MQ_CLK_PWM3] = { 0xb480, 16, 0x7 },
[IMX8MQ_CLK_PWM4] = { 0xb500, 16, 0x7 },
[IMX8MQ_CLK_PCIE2_CTRL] = { 0xc000, 16, 0x7 },
[IMX8MQ_CLK_PCIE2_PHY] = { 0xc080, 16, 0x7 },
[IMX8MQ_CLK_PCIE2_AUX] = { 0xc100, 16, 0x7 },
[IMX8MQ_CLK_ECSPI3] = { 0xc180, 16, 0x7 },
};
const struct imxccm_mux imx8mq_muxs[] = {
[IMX8MQ_CLK_A53_SRC] = { 0x8000, 24, 0x7 },
[IMX8MQ_CLK_ENET_AXI] = { 0x8880, 24, 0x7 },
[IMX8MQ_CLK_NAND_USDHC_BUS] = { 0x8900, 24, 0x7 },
[IMX8MQ_CLK_USB_BUS] = { 0x8b80, 24, 0x7 },
[IMX8MQ_CLK_AHB] = { 0x9000, 24, 0x7 },
[IMX8MQ_CLK_PCIE1_CTRL] = { 0xa300, 24, 0x7 },
[IMX8MQ_CLK_PCIE1_PHY] = { 0xa380, 24, 0x7 },
[IMX8MQ_CLK_PCIE1_AUX] = { 0xa400, 24, 0x7 },
[IMX8MQ_CLK_ENET_REF] = { 0xa980, 24, 0x7 },
[IMX8MQ_CLK_ENET_TIMER] = { 0xaa00, 24, 0x7 },
[IMX8MQ_CLK_ENET_PHY_REF] = { 0xaa80, 24, 0x7 },
[IMX8MQ_CLK_USDHC1] = { 0xac00, 24, 0x7 },
[IMX8MQ_CLK_USDHC2] = { 0xac80, 24, 0x7 },
[IMX8MQ_CLK_I2C1] = { 0xad00, 24, 0x7 },
[IMX8MQ_CLK_I2C2] = { 0xad80, 24, 0x7 },
[IMX8MQ_CLK_I2C3] = { 0xae00, 24, 0x7 },
[IMX8MQ_CLK_I2C4] = { 0xae80, 24, 0x7 },
[IMX8MQ_CLK_UART1] = { 0xaf00, 24, 0x7 },
[IMX8MQ_CLK_UART2] = { 0xaf80, 24, 0x7 },
[IMX8MQ_CLK_UART3] = { 0xb000, 24, 0x7 },
[IMX8MQ_CLK_UART4] = { 0xb080, 24, 0x7 },
[IMX8MQ_CLK_USB_CORE_REF] = { 0xb100, 24, 0x7 },
[IMX8MQ_CLK_USB_PHY_REF] = { 0xb180, 24, 0x7 },
[IMX8MQ_CLK_ECSPI1] = { 0xb280, 24, 0x7 },
[IMX8MQ_CLK_ECSPI2] = { 0xb300, 24, 0x7 },
[IMX8MQ_CLK_PWM1] = { 0xb380, 24, 0x7 },
[IMX8MQ_CLK_PWM2] = { 0xb400, 24, 0x7 },
[IMX8MQ_CLK_PWM3] = { 0xb480, 24, 0x7 },
[IMX8MQ_CLK_PWM4] = { 0xb500, 24, 0x7 },
[IMX8MQ_CLK_PCIE2_CTRL] = { 0xc000, 24, 0x7 },
[IMX8MQ_CLK_PCIE2_PHY] = { 0xc080, 24, 0x7 },
[IMX8MQ_CLK_PCIE2_AUX] = { 0xc100, 24, 0x7 },
[IMX8MQ_CLK_ECSPI3] = { 0xc180, 24, 0x7 },
};
