/*
 * Copyright 2015 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */
#include "dm_services.h"
#include "dc.h"
#include "core_types.h"
#include "clk_mgr.h"
#include "dce100_hwseq.h"
#include "resource.h"

#include "dce110/dce110_hwseq.h"

/* include DCE10 register header files */
#include "dce/dce_10_0_d.h"
#include "dce/dce_10_0_sh_mask.h"

struct dce100_hw_seq_reg_offsets {
        uint32_t blnd;
        uint32_t crtc;
};

static const struct dce100_hw_seq_reg_offsets reg_offsets[] = {
{
        .crtc = (mmCRTC0_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
},
{
        .crtc = (mmCRTC1_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
},
{
        .crtc = (mmCRTC2_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
},
{
        .crtc = (mmCRTC3_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
},
{
        .crtc = (mmCRTC4_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
},
{
        .crtc = (mmCRTC5_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
}
};

#define HW_REG_CRTC(reg, id)\
        (reg + reg_offsets[id].crtc)

/*******************************************************************************
 * Private definitions
 ******************************************************************************/
/***************************PIPE_CONTROL***********************************/

bool dce100_enable_display_power_gating(
        struct dc *dc,
        uint8_t controller_id,
        struct dc_bios *dcb,
        enum pipe_gating_control power_gating)
{
        enum bp_result bp_result = BP_RESULT_OK;
        enum bp_pipe_control_action cntl;
        struct dc_context *ctx = dc->ctx;

        if (power_gating == PIPE_GATING_CONTROL_INIT)
                cntl = ASIC_PIPE_INIT;
        else if (power_gating == PIPE_GATING_CONTROL_ENABLE)
                cntl = ASIC_PIPE_ENABLE;
        else
                cntl = ASIC_PIPE_DISABLE;

        if (!(power_gating == PIPE_GATING_CONTROL_INIT && controller_id != 0)){

                bp_result = dcb->funcs->enable_disp_power_gating(
                                                dcb, controller_id + 1, cntl);

                /* Revert MASTER_UPDATE_MODE to 0 because bios sets it 2
                 * by default when command table is called
                 */
                dm_write_reg(ctx,
                        HW_REG_CRTC(mmMASTER_UPDATE_MODE, controller_id),
                        0);
        }

        if (bp_result == BP_RESULT_OK)
                return true;
        else
                return false;
}

void dce100_prepare_bandwidth(
                struct dc *dc,
                struct dc_state *context)
{
        dce110_set_safe_displaymarks(&context->res_ctx, dc->res_pool);

        dc->clk_mgr->funcs->update_clocks(
                        dc->clk_mgr,
                        context,
                        false);
}

void dce100_optimize_bandwidth(
                struct dc *dc,
                struct dc_state *context)
{
        dce110_set_safe_displaymarks(&context->res_ctx, dc->res_pool);

        dc->clk_mgr->funcs->update_clocks(
                        dc->clk_mgr,
                        context,
                        true);
}

/**************************************************************************/

void dce100_hw_sequencer_construct(struct dc *dc)
{
        dce110_hw_sequencer_construct(dc);

        dc->hwseq->funcs.enable_display_power_gating = dce100_enable_display_power_gating;
        dc->hwss.prepare_bandwidth = dce100_prepare_bandwidth;
        dc->hwss.optimize_bandwidth = dce100_optimize_bandwidth;
        dc->hwss.clear_surface_dcc_and_tiling = dce100_reset_surface_dcc_and_tiling;
}

/**
 * dce100_reset_surface_dcc_and_tiling - Set DCC and tiling in DCE to their disable mode.
 *
 * @pipe_ctx: Pointer to the pipe context structure.
 * @plane_state: Surface state
 * @clear_tiling: If true set tiling to Linear, otherwise does not change tiling
 *
 * This function is responsible for call the HUBP block to disable DCC and set
 * tiling to the linear mode.
 */
void dce100_reset_surface_dcc_and_tiling(struct pipe_ctx *pipe_ctx,
                                        struct dc_plane_state *plane_state,
                                        bool clear_tiling)
{
        struct mem_input *mi = pipe_ctx->plane_res.mi;

        if (!mi)
                return;

        /* if framebuffer is tiled, disable tiling */
        if (clear_tiling && mi->funcs->mem_input_clear_tiling)
                mi->funcs->mem_input_clear_tiling(mi);

        /* force page flip to see the new content of the framebuffer */
        mi->funcs->mem_input_program_surface_flip_and_addr(mi,
                                                           &plane_state->address,
                                                           true);
}