#ifndef _MACHINE_PCI_MACHDEP_H_
#define _MACHINE_PCI_MACHDEP_H_
struct pci_attach_args;
#define __HAVE_PCI_MSIX
typedef struct sparc_pci_chipset *pci_chipset_tag_t;
#define PCI_INTR_INTX 0x00000000
#define PCI_INTR_MSI 0x80000000
#define PCI_INTR_MSIX 0x40000000
#define PCI_INTR_TYPE_MASK 0xc0000000
#define PCI_INTR_TYPE(_ih) ((_ih) & PCI_INTR_TYPE_MASK)
#define PCI_INTR_TAG_MASK 0x00ffff00
#define PCI_INTR_TAG(_ih) ((_ih) & PCI_INTR_TAG_MASK)
#define PCI_INTR_VEC_MASK 0x000000ff
#define PCI_INTR_VEC(_ih) ((_ih) & PCI_INTR_VEC_MASK)
typedef u_int pci_intr_handle_t;
#define PCITAG_NODE(x) (int)(((x)>>32)&0xffffffff)
#define PCITAG_OFFSET(x) ((x)&0xffffffff)
#define PCITAG_BUS(t) ((PCITAG_OFFSET(t)>>16)&0xff)
#define PCITAG_DEV(t) ((PCITAG_OFFSET(t)>>11)&0x1f)
#define PCITAG_FUN(t) ((PCITAG_OFFSET(t)>>8)&0x7)
#define PCITAG_CREATE(n,b,d,f) (((u_int64_t)(n)<<32)|((b)<<16)|((d)<<11)|((f)<<8))
#define PCITAG_SETNODE(t,n) ((t)&0xffffffff)|(((n)<<32)
typedef u_int64_t pcitag_t;
struct sparc_pci_chipset {
void *cookie;
bus_space_tag_t bustag;
bus_space_handle_t bushandle;
int rootnode;
int busnode[256];
int (*conf_size)(pci_chipset_tag_t, pcitag_t);
pcireg_t (*conf_read)(pci_chipset_tag_t, pcitag_t, int);
void (*conf_write)(pci_chipset_tag_t, pcitag_t, int, pcireg_t);
int (*intr_map)(struct pci_attach_args *, pci_intr_handle_t *);
int (*probe_device_hook)(void *, struct pci_attach_args *);
};
void pci_attach_hook(struct device *, struct device *,
struct pcibus_attach_args *);
int pci_probe_device_hook(pci_chipset_tag_t,
struct pci_attach_args *);
int pci_bus_maxdevs(pci_chipset_tag_t, int);
pcitag_t pci_make_tag(pci_chipset_tag_t, int, int, int);
void pci_decompose_tag(pci_chipset_tag_t, pcitag_t, int *, int *,
int *);
int pci_conf_size(pci_chipset_tag_t, pcitag_t);
pcireg_t pci_conf_read(pci_chipset_tag_t, pcitag_t, int);
void pci_conf_write(pci_chipset_tag_t, pcitag_t, int,
pcireg_t);
int pci_intr_map(struct pci_attach_args *, pci_intr_handle_t *);
int pci_intr_map_msi(struct pci_attach_args *, pci_intr_handle_t *);
int pci_intr_map_msix(struct pci_attach_args *, int,
pci_intr_handle_t *);
int pci_intr_line(pci_chipset_tag_t, pci_intr_handle_t);
const char *pci_intr_string(pci_chipset_tag_t, pci_intr_handle_t);
void *pci_intr_establish(pci_chipset_tag_t, pci_intr_handle_t,
int, int (*)(void *), void *, const char *);
void *pci_intr_establish_cpu(pci_chipset_tag_t, pci_intr_handle_t,
int, struct cpu_info *,
int (*)(void *), void *, const char *);
void pci_intr_disestablish(pci_chipset_tag_t, void *);
void pci_msi_enable(pci_chipset_tag_t, pcitag_t, bus_addr_t, int);
void pci_msix_enable(pci_chipset_tag_t, pcitag_t, bus_space_tag_t,
int, bus_addr_t, uint32_t);
int pci_msix_table_map(pci_chipset_tag_t, pcitag_t,
bus_space_tag_t, bus_space_handle_t *);
void pci_msix_table_unmap(pci_chipset_tag_t, pcitag_t,
bus_space_tag_t, bus_space_handle_t);
int sparc64_pci_enumerate_bus(struct pci_softc *,
int (*match)(struct pci_attach_args *),
struct pci_attach_args *);
#define PCI_MACHDEP_ENUMERATE_BUS sparc64_pci_enumerate_bus
#define pci_min_powerstate(c, t) (PCI_PMCSR_STATE_D3)
#define pci_set_powerstate_md(c, t, s, p)
#define pciide_machdep_compat_intr_establish(a, b, c, d, e) (NULL)
#define pciide_machdep_compat_intr_disestablish(a, b) do { } while (0)
#define pci_dev_postattach(a, b)
#endif