/*      $NetBSD: ipaq_lcdreg.h,v 1.3 2022/07/21 10:09:20 andvar Exp $ */

/*-
 * Copyright (c) 2001 The NetBSD Foundation, Inc.
 * All rights reserved.
 *
 * This code is derived from software contributed to The NetBSD Foundation
 * by Ichiro FUKUHARA(ichiro@ichiro.org).
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

/* size of I/O space */
#define SALCD_NPORTS      11

/* LCD framebuffer offset */
#define SALCD_12_16_OFFSET      0x20    /* 12BIT - 16BIT */
#define SALCD_8BIT_OFFSET       0x200   /*  8BIT */

/* LCD Control Register 0 */
#define SALCD_CR0       0
#define CR0_LEN         (1<<0)  /* LCD enable */
#define CR0_CMS         (1<<1)  /* color op enable */
#define CR0_SDS         (1<<2)  /* Single display or Double display */
#define CR0_LDM         (1<<3)  /* LDD status bit ignore (don't interrupt) */
#define CR0_BAM         (1<<4)  /* Base address update does not 
                                                generate an interrupt */
#define CR0_ERM         (1<<5)  /* Bus error generate an interrupt */
#define CR0_PAS         (1<<7)  /* Passive / Active and TFT-LCD enable */
#define CR0_BLE         (1<<8)  /* endian select 0=little */
#define CR0_DPD         (1<<9)

/* LCD Control Register 1 */
#define SALCD_CR1       0x20
#define CR1_PPL(pixel)  ((pixel) - 16)          /* PPL ; Pixel per line
                                                                 - 16 */
#define CR1_HSW(pixel)  (((pixel) - 1) << 10)   /* HSW ; */
#define CR1_ELW(pixel)  (((pixel) - 1) << 16)   /* ELW ; */
#define CR1_BLW(pixel)  (((pixel) - 1) << 24)   /* BLW ; */

/* LCD Control Register 2 */
#define SALCD_CR2       0x24
#define CR2_LPP(line)   ((line) - 1)            /* LPP ; Lines per panel */
#define CR2_VSW(line)   (((line) -1) << 10)     /* VSW ; */
#define CR2_EFW(line)   ((line) << 16)          /* EFW ; */
#define CR2_BFW(line)   ((line) << 24)          /* BFW ; */

/* LCD Control Register 3 */
#define SALCD_CR3       0x28
#define CR3_PCD(div)    (((div) - 4)/2) /* PCD ; Pixel clock divisor */
#define CR3_ACB(div)    (((div) - 2)/2) /* ACB ; */
#define CR3_API(div)    ((div) << 16)   /* API ; AC Bias */
#define CR3_VSPL        (0 << 20)       /* VSP ; Vsync = Low */
#define CR3_VSPH        (1 << 20)       /* VSP ; Vsync = High */
#define CR3_HSPL        (0 << 21)       /* HSP ; Hsync = Low */
#define CR3_HSPH        (1 << 21)       /* HSP ; Hsync = High */
#define CR3_PCP_RE      (0 << 22)       /* PCP ; Pixel clock Rising-Edge */
#define CR3_PCP_FE      (1 << 22)       /* PCP ; Pixel clock Falling-Edge */
#define CR3_OEPH        (0 << 23)       /* OEP ; Output Enable active High */
#define CR3_OEPL        (0 << 23)       /* OEP ; Output Enable active Low */


/* DMA Channel 1 Base Address Register */
#define SALCD_BA1       0x10

/* DMA Channel 1 Current Address Register */
#define SALCD_CA1       0x14

/* DMA Channel 1 Base Address Register */
#define SALCD_BA2       0x18

/* DMA Channel 1 Current Address Register */
#define SALCD_CA2       0x1C

/* LCD Status Register */
#define SALCD_SR        0x04
#define SR_LDD          (1<<0)
#define SR_BAU          (1<<1)
#define SR_BER          (1<<2)
#define SR_ABC          (1<<3)
#define SR_IOL          (1<<4)
#define SR_IUL          (1<<5)
#define SR_IOU          (1<<6)
#define SR_IUU          (1<<7)
#define SR_OOL          (1<<8)
#define SR_OUL          (1<<9)
#define SR_OOU          (1<<10)
#define SR_OUU          (1<<11)

/* Products Specification */
#define IPAQ_LCCR0      CR0_LEN | CR0_PAS
#define IPAQ_LCCR1      CR1_PPL(320) | CR1_HSW(3) | \
                        CR1_ELW(17) | CR1_BLW(12)
#define IPAQ_LCCR2      CR2_LPP(240) | CR2_VSW(3) | \
                        CR2_EFW(1) | CR2_BFW(10)
#define IPAQ_LCCR3      CR3_PCD(36) | CR3_ACB(2) | \
                        CR3_VSPL | CR3_HSPL | CR3_API(0)

/* end of ipaq_lcdreg.h */