/* SPDX-License-Identifier: MIT */
/*
 * Copyright 2023 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#include "dcn35_hubp.h"
#include "reg_helper.h"

#define REG(reg)\
        hubp2->hubp_regs->reg

#define CTX \
        hubp2->base.ctx

#undef FN
#define FN(reg_name, field_name)                                           \
        ((const struct dcn35_hubp2_shift *)hubp2->hubp_shift)->field_name, \
                ((const struct dcn35_hubp2_mask *)hubp2->hubp_mask)->field_name

void hubp35_set_fgcg(struct hubp *hubp, bool enable)
{
        struct dcn20_hubp *hubp2 = TO_DCN20_HUBP(hubp);

        REG_UPDATE(HUBP_CLK_CNTL, HUBP_FGCG_REP_DIS, !enable);
}

void hubp35_init(struct hubp *hubp)
{
        hubp3_init(hubp);

        hubp35_set_fgcg(hubp, hubp->ctx->dc->debug.enable_fine_grain_clock_gating.bits.dchub);

        /*do nothing for now for dcn3.5 or later*/
}

void hubp35_program_pixel_format(
        struct hubp *hubp,
        enum surface_pixel_format format)
{
        struct dcn20_hubp *hubp2 = TO_DCN20_HUBP(hubp);
        uint32_t green_bar = 1;
        uint32_t red_bar = 3;
        uint32_t blue_bar = 2;

        /* swap for ABGR format */
        if (format == SURFACE_PIXEL_FORMAT_GRPH_ABGR8888
                        || format == SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010
                        || format == SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010_XR_BIAS
                        || format == SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616
                        || format == SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F) {
                red_bar = 2;
                blue_bar = 3;
        }

        REG_UPDATE_3(HUBPRET_CONTROL,
                        CROSSBAR_SRC_Y_G, green_bar,
                        CROSSBAR_SRC_CB_B, blue_bar,
                        CROSSBAR_SRC_CR_R, red_bar);

        /* Mapping is same as ipp programming (cnvc) */

        switch (format) {
        case SURFACE_PIXEL_FORMAT_GRPH_ARGB1555:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 1);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_RGB565:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 3);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_ARGB8888:
        case SURFACE_PIXEL_FORMAT_GRPH_ABGR8888:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 8);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_ARGB2101010:
        case SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010:
        case SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010_XR_BIAS:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 10);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616:
        case SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616: /* we use crossbar already */
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 26); /* ARGB16161616_UNORM */
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616F:
        case SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F:/*we use crossbar already*/
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 24);
                break;

        case SURFACE_PIXEL_FORMAT_VIDEO_420_YCbCr:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 65);
                break;
        case SURFACE_PIXEL_FORMAT_VIDEO_420_YCrCb:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 64);
                break;
        case SURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCbCr:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 67);
                break;
        case SURFACE_PIXEL_FORMAT_VIDEO_420_10bpc_YCrCb:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 66);
                break;
        case SURFACE_PIXEL_FORMAT_VIDEO_AYCrCb8888:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 12);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_RGB111110_FIX:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 112);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_BGR101111_FIX:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 113);
                break;
        case SURFACE_PIXEL_FORMAT_VIDEO_ACrYCb2101010:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 114);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_RGB111110_FLOAT:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 118);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_BGR101111_FLOAT:
                REG_UPDATE(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 119);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_RGBE:
                REG_UPDATE_2(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 116,
                                ALPHA_PLANE_EN, 0);
                break;
        case SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA:
                REG_UPDATE_2(DCSURF_SURFACE_CONFIG,
                                SURFACE_PIXEL_FORMAT, 116,
                                ALPHA_PLANE_EN, 1);
                break;
        default:
                BREAK_TO_DEBUGGER();
                break;
        }

        /* don't see the need of program the xbar in DCN 1.0 */
}

void hubp35_program_surface_config(
        struct hubp *hubp,
        enum surface_pixel_format format,
        struct dc_tiling_info *tiling_info,
        struct plane_size *plane_size,
        enum dc_rotation_angle rotation,
        struct dc_plane_dcc_param *dcc,
        bool horizontal_mirror,
        unsigned int compat_level)
{
        struct dcn20_hubp *hubp2 = TO_DCN20_HUBP(hubp);

        hubp3_dcc_control_sienna_cichlid(hubp, dcc);
        hubp3_program_tiling(hubp2, tiling_info, format);
        hubp2_program_size(hubp, format, plane_size, dcc);
        hubp2_program_rotation(hubp, rotation, horizontal_mirror);
        hubp35_program_pixel_format(hubp, format);
}

static struct hubp_funcs dcn35_hubp_funcs = {
        .hubp_enable_tripleBuffer = hubp2_enable_triplebuffer,
        .hubp_is_triplebuffer_enabled = hubp2_is_triplebuffer_enabled,
        .hubp_program_surface_flip_and_addr = hubp3_program_surface_flip_and_addr,
        .hubp_program_surface_config = hubp35_program_surface_config,
        .hubp_is_flip_pending = hubp2_is_flip_pending,
        .hubp_setup = hubp3_setup,
        .hubp_setup_interdependent = hubp2_setup_interdependent,
        .hubp_set_vm_system_aperture_settings = hubp3_set_vm_system_aperture_settings,
        .set_blank = hubp2_set_blank,
        .dcc_control = hubp3_dcc_control,
        .hubp_reset = hubp_reset,
        .mem_program_viewport = min_set_viewport,
        .set_cursor_attributes  = hubp2_cursor_set_attributes,
        .set_cursor_position    = hubp2_cursor_set_position,
        .hubp_clk_cntl = hubp2_clk_cntl,
        .hubp_vtg_sel = hubp2_vtg_sel,
        .dmdata_set_attributes = hubp3_dmdata_set_attributes,
        .dmdata_load = hubp2_dmdata_load,
        .dmdata_status_done = hubp2_dmdata_status_done,
        .hubp_read_state = hubp3_read_state,
        .hubp_read_reg_state = hubp3_read_reg_state,
        .hubp_clear_underflow = hubp2_clear_underflow,
        .hubp_set_flip_control_surface_gsl = hubp2_set_flip_control_surface_gsl,
        .hubp_init = hubp35_init,
        .set_unbounded_requesting = hubp31_set_unbounded_requesting,
        .hubp_soft_reset = hubp31_soft_reset,
        .hubp_set_flip_int = hubp1_set_flip_int,
        .hubp_in_blank = hubp1_in_blank,
        .program_extended_blank = hubp31_program_extended_blank_value,
        .hubp_clear_tiling = hubp3_clear_tiling,
};

bool hubp35_construct(
        struct dcn20_hubp *hubp2,
        struct dc_context *ctx,
        uint32_t inst,
        const struct dcn_hubp2_registers *hubp_regs,
        const struct dcn35_hubp2_shift *hubp_shift,
        const struct dcn35_hubp2_mask *hubp_mask)
{
        hubp2->base.funcs = &dcn35_hubp_funcs;
        hubp2->base.ctx = ctx;
        hubp2->hubp_regs = hubp_regs;
        hubp2->hubp_shift = (const struct dcn_hubp2_shift *)hubp_shift;
        hubp2->hubp_mask = (const struct dcn_hubp2_mask *)hubp_mask;
        hubp2->base.inst = inst;
        hubp2->base.opp_id = OPP_ID_INVALID;
        hubp2->base.mpcc_id = 0xf;

        return true;
}