CPG_PLL0CR
u32 value = readl(base + CPG_PLL0CR);
enable_reg += CPG_PLL0CR;
u32 pll0cr = readl(base + CPG_PLL0CR);
base, 2, CPG_PLL0CR, 0);