CLK_CON_DIV_DIV_CLK_PERI_SPI_0
CLK_CON_DIV_DIV_CLK_PERI_SPI_0,
CLK_CON_DIV_DIV_CLK_PERI_SPI_0, 0, 5, CLK_SET_RATE_PARENT, 0),