CLK_CON_DIV_DIV_CLKCMU_CIS_CLK1
"mout_cmu_mux_cis_clk1", CLK_CON_DIV_DIV_CLKCMU_CIS_CLK1, 0, 5),
CLK_CON_DIV_DIV_CLKCMU_CIS_CLK1,