/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 *
 * $FreeBSD: head/sys/dev/drm2/radeon/radeon_bios.c 255572 2013-09-14 17:22:34Z dumbbell $
 */

#include <drm/drmP.h>
#include "radeon_reg.h"
#include "radeon.h"
#include "atom.h"

#include <linux/slab.h>
/*
 * BIOS.
 */

/* If you boot an IGP board with a discrete card as the primary,
 * the IGP rom is not accessible via the rom bar as the IGP rom is
 * part of the system bios.  On boot, the system bios puts a
 * copy of the igp rom at the start of vram if a discrete card is
 * present.
 */
static bool igp_read_bios_from_vram(struct radeon_device *rdev)
{
        uint8_t __iomem *bios;
        resource_size_t vram_base;
        resource_size_t size = 256 * 1024; /* ??? */

        if (!(rdev->flags & RADEON_IS_IGP))
                if (!radeon_card_posted(rdev))
                        return false;

        rdev->bios = NULL;
        vram_base = pci_resource_start(rdev->pdev, 0);
        bios = ioremap(vram_base, size);
        if (!bios) {
                return false;
        }

        if (size == 0 || bios[0] != 0x55 || bios[1] != 0xaa) {
                iounmap(bios);
                return false;
        }
        rdev->bios = kmalloc(size, M_DRM, M_WAITOK);
        if (rdev->bios == NULL) {
                iounmap(bios);
                return false;
        }
        memcpy_fromio(rdev->bios, bios, size);
        iounmap(bios);
        return true;
}

static bool radeon_read_bios(struct radeon_device *rdev)
{
        uint8_t __iomem *bios, val1, val2;
        size_t size;
        device_t vga_dev = device_get_parent(rdev->dev->bsddev);

        rdev->bios = NULL;
        /* XXX: some cards may return 0 for rom size? ddx has a workaround */
        bios = vga_pci_map_bios(vga_dev, &size);
        if (!bios) {
                return false;
        }

        val1 = readb(&bios[0]);
        val2 = readb(&bios[1]);

        if (size == 0 || val1 != 0x55 || val2 != 0xaa) {
                vga_pci_unmap_bios(vga_dev, bios);
                return false;
        }
        rdev->bios = kzalloc(size, GFP_KERNEL);
        if (rdev->bios == NULL) {
                vga_pci_unmap_bios(vga_dev, bios);
                return false;
        }
        memcpy_fromio(rdev->bios, bios, size);
        vga_pci_unmap_bios(vga_dev, bios);
        return true;
}

/*
 * Read VBIOS directly from the PCI ROM BAR, bypassing vga_pci resource
 * allocation.  This is needed on Apple systems where vga_pci already holds
 * the ROM resource and vga_pci_alloc_resource() fails for the DRM subdevice.
 * The ROM BAR is temporarily enabled, mapped via pmap_mapdev(), copied, then
 * restored to its original state.
 */
static bool radeon_read_platform_bios(struct radeon_device *rdev)
{
        device_t bsddev = rdev->pdev->dev.bsddev;
        vm_paddr_t rom_addr;
        uint32_t saved_rom_bar;
        uint8_t *bios;
        size_t size;

        rdev->bios = NULL;

        saved_rom_bar = pci_read_config(bsddev, PCIR_BIOS, 4);
        rom_addr = saved_rom_bar & ~1U; /* strip enable bit */
        if (rom_addr == 0 || rom_addr == 0xFFFFFFFEU)
                return false;

        /* Enable ROM decode */
        pci_write_config(bsddev, PCIR_BIOS, saved_rom_bar | 1, 4);

        /* Map conservatively; VBIOS is always < 256 KB */
        bios = pmap_mapdev(rom_addr, 256 * 1024);
        if (bios == NULL) {
                pci_write_config(bsddev, PCIR_BIOS, saved_rom_bar, 4);
                return false;
        }

        if (bios[0] != 0x55 || bios[1] != 0xaa) {
                pmap_unmapdev((vm_offset_t)bios, 256 * 1024);
                pci_write_config(bsddev, PCIR_BIOS, saved_rom_bar, 4);
                return false;
        }

        size = (size_t)bios[2] * 512;
        if (size == 0 || size > 256 * 1024) {
                pmap_unmapdev((vm_offset_t)bios, 256 * 1024);
                pci_write_config(bsddev, PCIR_BIOS, saved_rom_bar, 4);
                return false;
        }

        rdev->bios = kmemdup(bios, size, GFP_KERNEL);
        pmap_unmapdev((vm_offset_t)bios, 256 * 1024);
        pci_write_config(bsddev, PCIR_BIOS, saved_rom_bar, 4);

        if (rdev->bios == NULL)
                return false;

        DRM_INFO("radeon: VBIOS read from PCI ROM BAR at 0x%08lx (%zu bytes)\n",
            (unsigned long)rom_addr, size);
        return true;
}

#ifdef CONFIG_ACPI
/* ATRM is used to get the BIOS on the discrete cards in
 * dual-gpu systems.
 */
/* retrieve the ROM in 4k blocks */
#define ATRM_BIOS_PAGE 4096
/**
 * radeon_atrm_call - fetch a chunk of the vbios
 *
 * @atrm_handle: acpi ATRM handle
 * @bios: vbios image pointer
 * @offset: offset of vbios image data to fetch
 * @len: length of vbios image data to fetch
 *
 * Executes ATRM to fetch a chunk of the discrete
 * vbios image on PX systems (all asics).
 * Returns the length of the buffer fetched.
 */
static int radeon_atrm_call(ACPI_HANDLE atrm_handle, uint8_t *bios,
                            int offset, int len)
{
        ACPI_STATUS status;
        ACPI_OBJECT atrm_arg_elements[2], *obj;
        ACPI_OBJECT_LIST atrm_arg;
        ACPI_BUFFER buffer = { ACPI_ALLOCATE_BUFFER, NULL};

        atrm_arg.Count = 2;
        atrm_arg.Pointer = &atrm_arg_elements[0];

        atrm_arg_elements[0].Type = ACPI_TYPE_INTEGER;
        atrm_arg_elements[0].Integer.Value = offset;

        atrm_arg_elements[1].Type = ACPI_TYPE_INTEGER;
        atrm_arg_elements[1].Integer.Value = len;

        status = AcpiEvaluateObject(atrm_handle, NULL, &atrm_arg, &buffer);
        if (ACPI_FAILURE(status)) {
                printk("failed to evaluate ATRM got %s\n", AcpiFormatException(status));
                return -ENODEV;
        }

        obj = (ACPI_OBJECT *)buffer.Pointer;
        memcpy(bios+offset, obj->Buffer.Pointer, obj->Buffer.Length);
        len = obj->Buffer.Length;
        AcpiOsFree(buffer.Pointer);
        return len;
}

static bool radeon_atrm_get_bios(struct radeon_device *rdev)
{
        int ret;
        int size = 256 * 1024;
        int i;
        device_t dev;
        ACPI_HANDLE dhandle, atrm_handle;
        ACPI_STATUS status;
        bool found = false;

        DRM_INFO("%s: ===> Try ATRM...\n", __func__);

        /* ATRM is for the discrete card only */
        if (rdev->flags & RADEON_IS_IGP) {
                DRM_INFO("%s: IGP card detected, skipping this method...\n",
                    __func__);
                return false;
        }

#ifdef DUMBBELL_WIP
        while ((pdev = pci_get_class(PCI_CLASS_DISPLAY_VGA << 8, pdev)) != NULL) {
#endif /* DUMBBELL_WIP */
        if ((dev = pci_find_class(PCIC_DISPLAY, PCIS_DISPLAY_VGA)) != NULL) {
                DRM_INFO("%s: pci_find_class() found: %d:%d:%d:%d, vendor=%04x, device=%04x\n",
                    __func__,
                    pci_get_domain(dev),
                    pci_get_bus(dev),
                    pci_get_slot(dev),
                    pci_get_function(dev),
                    pci_get_vendor(dev),
                    pci_get_device(dev));
                DRM_INFO("%s: Get ACPI device handle\n", __func__);
                dhandle = acpi_get_handle(dev);
#ifdef DUMBBELL_WIP
                if (!dhandle)
                        continue;
#endif /* DUMBBELL_WIP */
                if (!dhandle)
                        return false;

                DRM_INFO("%s: Get ACPI handle for \"ATRM\"\n", __func__);
                status = AcpiGetHandle(dhandle, "ATRM", &atrm_handle);
                if (!ACPI_FAILURE(status)) {
                        found = true;
#ifdef DUMBBELL_WIP
                        break;
#endif /* DUMBBELL_WIP */
                } else {
                        DRM_INFO("%s: Failed to get \"ATRM\" handle: %s\n",
                            __func__, AcpiFormatException(status));
                }
        }

        if (!found)
                return false;

        rdev->bios = kmalloc(size, M_DRM, M_WAITOK);
        if (!rdev->bios) {
                DRM_ERROR("Unable to allocate bios\n");
                return false;
        }

        for (i = 0; i < size / ATRM_BIOS_PAGE; i++) {
                DRM_INFO("%s: Call radeon_atrm_call()\n", __func__);
                ret = radeon_atrm_call(atrm_handle,
                                       rdev->bios,
                                       (i * ATRM_BIOS_PAGE),
                                       ATRM_BIOS_PAGE);
                if (ret < ATRM_BIOS_PAGE)
                        break;
        }

        if (i == 0 || rdev->bios[0] != 0x55 || rdev->bios[1] != 0xaa) {
                if (i == 0) {
                        DRM_INFO("%s: Incorrect BIOS size\n", __func__);
                } else {
                        DRM_INFO("%s: Incorrect BIOS signature: 0x%02X%02X\n",
                            __func__, rdev->bios[0], rdev->bios[1]);
                }
                kfree(rdev->bios);
                return false;
        }
        return true;
}
#else
static inline bool radeon_atrm_get_bios(struct radeon_device *rdev)
{
        return false;
}
#endif

static bool ni_read_disabled_bios(struct radeon_device *rdev)
{
        u32 bus_cntl;
        u32 d1vga_control;
        u32 d2vga_control;
        u32 vga_render_control;
        u32 rom_cntl;
        bool r;

        DRM_INFO("%s: ===> Try disabled BIOS (ni)...\n", __func__);

        bus_cntl = RREG32(R600_BUS_CNTL);
        d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
        d2vga_control = RREG32(AVIVO_D2VGA_CONTROL);
        vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL);
        rom_cntl = RREG32(R600_ROM_CNTL);

        /* enable the rom */
        WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS));
        if (!ASIC_IS_NODCE(rdev)) {
                /* Disable VGA mode */
                WREG32(AVIVO_D1VGA_CONTROL,
                       (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                                          AVIVO_DVGA_CONTROL_TIMING_SELECT)));
                WREG32(AVIVO_D2VGA_CONTROL,
                       (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                                          AVIVO_DVGA_CONTROL_TIMING_SELECT)));
                WREG32(AVIVO_VGA_RENDER_CONTROL,
                       (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK));
        }
        WREG32(R600_ROM_CNTL, rom_cntl | R600_SCK_OVERWRITE);

        r = radeon_read_bios(rdev);

        /* restore regs */
        WREG32(R600_BUS_CNTL, bus_cntl);
        if (!ASIC_IS_NODCE(rdev)) {
                WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
                WREG32(AVIVO_D2VGA_CONTROL, d2vga_control);
                WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control);
        }
        WREG32(R600_ROM_CNTL, rom_cntl);
        return r;
}

static bool r700_read_disabled_bios(struct radeon_device *rdev)
{
        uint32_t viph_control;
        uint32_t bus_cntl;
        uint32_t d1vga_control;
        uint32_t d2vga_control;
        uint32_t vga_render_control;
        uint32_t rom_cntl;
        uint32_t cg_spll_func_cntl = 0;
        uint32_t cg_spll_status;
        bool r;

        DRM_INFO("%s: ===> Try disabled BIOS (r700)...\n", __func__);

        viph_control = RREG32(RADEON_VIPH_CONTROL);
        bus_cntl = RREG32(R600_BUS_CNTL);
        d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
        d2vga_control = RREG32(AVIVO_D2VGA_CONTROL);
        vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL);
        rom_cntl = RREG32(R600_ROM_CNTL);

        /* disable VIP */
        WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
        /* enable the rom */
        WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS));
        /* Disable VGA mode */
        WREG32(AVIVO_D1VGA_CONTROL,
               (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                AVIVO_DVGA_CONTROL_TIMING_SELECT)));
        WREG32(AVIVO_D2VGA_CONTROL,
               (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                AVIVO_DVGA_CONTROL_TIMING_SELECT)));
        WREG32(AVIVO_VGA_RENDER_CONTROL,
               (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK));

        if (rdev->family == CHIP_RV730) {
                cg_spll_func_cntl = RREG32(R600_CG_SPLL_FUNC_CNTL);

                /* enable bypass mode */
                WREG32(R600_CG_SPLL_FUNC_CNTL, (cg_spll_func_cntl |
                                                R600_SPLL_BYPASS_EN));

                /* wait for SPLL_CHG_STATUS to change to 1 */
                cg_spll_status = 0;
                while (!(cg_spll_status & R600_SPLL_CHG_STATUS))
                        cg_spll_status = RREG32(R600_CG_SPLL_STATUS);

                WREG32(R600_ROM_CNTL, (rom_cntl & ~R600_SCK_OVERWRITE));
        } else
                WREG32(R600_ROM_CNTL, (rom_cntl | R600_SCK_OVERWRITE));

        r = radeon_read_bios(rdev);

        /* restore regs */
        if (rdev->family == CHIP_RV730) {
                WREG32(R600_CG_SPLL_FUNC_CNTL, cg_spll_func_cntl);

                /* wait for SPLL_CHG_STATUS to change to 1 */
                cg_spll_status = 0;
                while (!(cg_spll_status & R600_SPLL_CHG_STATUS))
                        cg_spll_status = RREG32(R600_CG_SPLL_STATUS);
        }
        WREG32(RADEON_VIPH_CONTROL, viph_control);
        WREG32(R600_BUS_CNTL, bus_cntl);
        WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
        WREG32(AVIVO_D2VGA_CONTROL, d2vga_control);
        WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control);
        WREG32(R600_ROM_CNTL, rom_cntl);
        return r;
}

static bool r600_read_disabled_bios(struct radeon_device *rdev)
{
        uint32_t viph_control;
        uint32_t bus_cntl;
        uint32_t d1vga_control;
        uint32_t d2vga_control;
        uint32_t vga_render_control;
        uint32_t rom_cntl;
        uint32_t general_pwrmgt;
        uint32_t low_vid_lower_gpio_cntl;
        uint32_t medium_vid_lower_gpio_cntl;
        uint32_t high_vid_lower_gpio_cntl;
        uint32_t ctxsw_vid_lower_gpio_cntl;
        uint32_t lower_gpio_enable;
        bool r;

        DRM_INFO("%s: ===> Try disabled BIOS (r600)...\n", __func__);

        viph_control = RREG32(RADEON_VIPH_CONTROL);
        bus_cntl = RREG32(R600_BUS_CNTL);
        d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
        d2vga_control = RREG32(AVIVO_D2VGA_CONTROL);
        vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL);
        rom_cntl = RREG32(R600_ROM_CNTL);
        general_pwrmgt = RREG32(R600_GENERAL_PWRMGT);
        low_vid_lower_gpio_cntl = RREG32(R600_LOW_VID_LOWER_GPIO_CNTL);
        medium_vid_lower_gpio_cntl = RREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL);
        high_vid_lower_gpio_cntl = RREG32(R600_HIGH_VID_LOWER_GPIO_CNTL);
        ctxsw_vid_lower_gpio_cntl = RREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL);
        lower_gpio_enable = RREG32(R600_LOWER_GPIO_ENABLE);

        /* disable VIP */
        WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));
        /* enable the rom */
        WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS));
        /* Disable VGA mode */
        WREG32(AVIVO_D1VGA_CONTROL,
               (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                AVIVO_DVGA_CONTROL_TIMING_SELECT)));
        WREG32(AVIVO_D2VGA_CONTROL,
               (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                AVIVO_DVGA_CONTROL_TIMING_SELECT)));
        WREG32(AVIVO_VGA_RENDER_CONTROL,
               (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK));

        WREG32(R600_ROM_CNTL,
               ((rom_cntl & ~R600_SCK_PRESCALE_CRYSTAL_CLK_MASK) |
                (1 << R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT) |
                R600_SCK_OVERWRITE));

        WREG32(R600_GENERAL_PWRMGT, (general_pwrmgt & ~R600_OPEN_DRAIN_PADS));
        WREG32(R600_LOW_VID_LOWER_GPIO_CNTL,
               (low_vid_lower_gpio_cntl & ~0x400));
        WREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL,
               (medium_vid_lower_gpio_cntl & ~0x400));
        WREG32(R600_HIGH_VID_LOWER_GPIO_CNTL,
               (high_vid_lower_gpio_cntl & ~0x400));
        WREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL,
               (ctxsw_vid_lower_gpio_cntl & ~0x400));
        WREG32(R600_LOWER_GPIO_ENABLE, (lower_gpio_enable | 0x400));

        r = radeon_read_bios(rdev);

        /* restore regs */
        WREG32(RADEON_VIPH_CONTROL, viph_control);
        WREG32(R600_BUS_CNTL, bus_cntl);
        WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
        WREG32(AVIVO_D2VGA_CONTROL, d2vga_control);
        WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control);
        WREG32(R600_ROM_CNTL, rom_cntl);
        WREG32(R600_GENERAL_PWRMGT, general_pwrmgt);
        WREG32(R600_LOW_VID_LOWER_GPIO_CNTL, low_vid_lower_gpio_cntl);
        WREG32(R600_MEDIUM_VID_LOWER_GPIO_CNTL, medium_vid_lower_gpio_cntl);
        WREG32(R600_HIGH_VID_LOWER_GPIO_CNTL, high_vid_lower_gpio_cntl);
        WREG32(R600_CTXSW_VID_LOWER_GPIO_CNTL, ctxsw_vid_lower_gpio_cntl);
        WREG32(R600_LOWER_GPIO_ENABLE, lower_gpio_enable);
        return r;
}

static bool avivo_read_disabled_bios(struct radeon_device *rdev)
{
        uint32_t seprom_cntl1;
        uint32_t viph_control;
        uint32_t bus_cntl;
        uint32_t d1vga_control;
        uint32_t d2vga_control;
        uint32_t vga_render_control;
        uint32_t gpiopad_a;
        uint32_t gpiopad_en;
        uint32_t gpiopad_mask;
        bool r;

        DRM_INFO("%s: ===> Try disabled BIOS (avivo)...\n", __func__);

        seprom_cntl1 = RREG32(RADEON_SEPROM_CNTL1);
        viph_control = RREG32(RADEON_VIPH_CONTROL);
        bus_cntl = RREG32(RV370_BUS_CNTL);
        d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
        d2vga_control = RREG32(AVIVO_D2VGA_CONTROL);
        vga_render_control = RREG32(AVIVO_VGA_RENDER_CONTROL);
        gpiopad_a = RREG32(RADEON_GPIOPAD_A);
        gpiopad_en = RREG32(RADEON_GPIOPAD_EN);
        gpiopad_mask = RREG32(RADEON_GPIOPAD_MASK);

        WREG32(RADEON_SEPROM_CNTL1,
               ((seprom_cntl1 & ~RADEON_SCK_PRESCALE_MASK) |
                (0xc << RADEON_SCK_PRESCALE_SHIFT)));
        WREG32(RADEON_GPIOPAD_A, 0);
        WREG32(RADEON_GPIOPAD_EN, 0);
        WREG32(RADEON_GPIOPAD_MASK, 0);

        /* disable VIP */
        WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));

        /* enable the rom */
        WREG32(RV370_BUS_CNTL, (bus_cntl & ~RV370_BUS_BIOS_DIS_ROM));

        /* Disable VGA mode */
        WREG32(AVIVO_D1VGA_CONTROL,
               (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                AVIVO_DVGA_CONTROL_TIMING_SELECT)));
        WREG32(AVIVO_D2VGA_CONTROL,
               (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
                AVIVO_DVGA_CONTROL_TIMING_SELECT)));
        WREG32(AVIVO_VGA_RENDER_CONTROL,
               (vga_render_control & ~AVIVO_VGA_VSTATUS_CNTL_MASK));

        r = radeon_read_bios(rdev);

        /* restore regs */
        WREG32(RADEON_SEPROM_CNTL1, seprom_cntl1);
        WREG32(RADEON_VIPH_CONTROL, viph_control);
        WREG32(RV370_BUS_CNTL, bus_cntl);
        WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
        WREG32(AVIVO_D2VGA_CONTROL, d2vga_control);
        WREG32(AVIVO_VGA_RENDER_CONTROL, vga_render_control);
        WREG32(RADEON_GPIOPAD_A, gpiopad_a);
        WREG32(RADEON_GPIOPAD_EN, gpiopad_en);
        WREG32(RADEON_GPIOPAD_MASK, gpiopad_mask);
        return r;
}

static bool legacy_read_disabled_bios(struct radeon_device *rdev)
{
        uint32_t seprom_cntl1;
        uint32_t viph_control;
        uint32_t bus_cntl;
        uint32_t crtc_gen_cntl;
        uint32_t crtc2_gen_cntl;
        uint32_t crtc_ext_cntl;
        uint32_t fp2_gen_cntl;
        bool r;

        DRM_INFO("%s: ===> Try disabled BIOS (legacy)...\n", __func__);

        seprom_cntl1 = RREG32(RADEON_SEPROM_CNTL1);
        viph_control = RREG32(RADEON_VIPH_CONTROL);
        if (rdev->flags & RADEON_IS_PCIE)
                bus_cntl = RREG32(RV370_BUS_CNTL);
        else
                bus_cntl = RREG32(RADEON_BUS_CNTL);
        crtc_gen_cntl = RREG32(RADEON_CRTC_GEN_CNTL);
        crtc2_gen_cntl = 0;
        crtc_ext_cntl = RREG32(RADEON_CRTC_EXT_CNTL);
        fp2_gen_cntl = 0;

#define PCI_DEVICE_ID_ATI_RADEON_QY     0x5159

        if (rdev->ddev->pdev->device == PCI_DEVICE_ID_ATI_RADEON_QY) {
                fp2_gen_cntl = RREG32(RADEON_FP2_GEN_CNTL);
        }

        if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
                crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL);
        }

        WREG32(RADEON_SEPROM_CNTL1,
               ((seprom_cntl1 & ~RADEON_SCK_PRESCALE_MASK) |
                (0xc << RADEON_SCK_PRESCALE_SHIFT)));

        /* disable VIP */
        WREG32(RADEON_VIPH_CONTROL, (viph_control & ~RADEON_VIPH_EN));

        /* enable the rom */
        if (rdev->flags & RADEON_IS_PCIE)
                WREG32(RV370_BUS_CNTL, (bus_cntl & ~RV370_BUS_BIOS_DIS_ROM));
        else
                WREG32(RADEON_BUS_CNTL, (bus_cntl & ~RADEON_BUS_BIOS_DIS_ROM));

        /* Turn off mem requests and CRTC for both controllers */
        WREG32(RADEON_CRTC_GEN_CNTL,
               ((crtc_gen_cntl & ~RADEON_CRTC_EN) |
                (RADEON_CRTC_DISP_REQ_EN_B |
                 RADEON_CRTC_EXT_DISP_EN)));
        if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
                WREG32(RADEON_CRTC2_GEN_CNTL,
                       ((crtc2_gen_cntl & ~RADEON_CRTC2_EN) |
                        RADEON_CRTC2_DISP_REQ_EN_B));
        }
        /* Turn off CRTC */
        WREG32(RADEON_CRTC_EXT_CNTL,
               ((crtc_ext_cntl & ~RADEON_CRTC_CRT_ON) |
                (RADEON_CRTC_SYNC_TRISTAT |
                 RADEON_CRTC_DISPLAY_DIS)));

        if (rdev->ddev->pdev->device == PCI_DEVICE_ID_ATI_RADEON_QY) {
                WREG32(RADEON_FP2_GEN_CNTL, (fp2_gen_cntl & ~RADEON_FP2_ON));
        }

        r = radeon_read_bios(rdev);

        /* restore regs */
        WREG32(RADEON_SEPROM_CNTL1, seprom_cntl1);
        WREG32(RADEON_VIPH_CONTROL, viph_control);
        if (rdev->flags & RADEON_IS_PCIE)
                WREG32(RV370_BUS_CNTL, bus_cntl);
        else
                WREG32(RADEON_BUS_CNTL, bus_cntl);
        WREG32(RADEON_CRTC_GEN_CNTL, crtc_gen_cntl);
        if (!(rdev->flags & RADEON_SINGLE_CRTC)) {
                WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl);
        }
        WREG32(RADEON_CRTC_EXT_CNTL, crtc_ext_cntl);
        if (rdev->ddev->pdev->device == PCI_DEVICE_ID_ATI_RADEON_QY) {
                WREG32(RADEON_FP2_GEN_CNTL, fp2_gen_cntl);
        }
        return r;
}

static bool radeon_read_disabled_bios(struct radeon_device *rdev)
{
        if (rdev->flags & RADEON_IS_IGP)
                return igp_read_bios_from_vram(rdev);
        else if (rdev->family >= CHIP_BARTS)
                return ni_read_disabled_bios(rdev);
        else if (rdev->family >= CHIP_RV770)
                return r700_read_disabled_bios(rdev);
        else if (rdev->family >= CHIP_R600)
                return r600_read_disabled_bios(rdev);
        else if (rdev->family >= CHIP_RS600)
                return avivo_read_disabled_bios(rdev);
        else
                return legacy_read_disabled_bios(rdev);
}

#ifdef CONFIG_ACPI
static bool radeon_acpi_vfct_bios(struct radeon_device *rdev)
{
        bool ret = false;
        ACPI_TABLE_HEADER *hdr;
        ACPI_SIZE tbl_size;
        UEFI_ACPI_VFCT *vfct;
        GOP_VBIOS_CONTENT *vbios;
        VFCT_IMAGE_HEADER *vhdr;
        ACPI_STATUS status;

        DRM_INFO("%s: ===> Try VFCT...\n", __func__);

        DRM_INFO("%s: Get \"VFCT\" ACPI table\n", __func__);
        status = AcpiGetTable("VFCT", 1, &hdr);
        if (!ACPI_SUCCESS(status)) {
                DRM_INFO("%s: Failed to get \"VFCT\" table: %s\n",
                    __func__, AcpiFormatException(status));
                return false;
        }
        tbl_size = hdr->Length;
        if (tbl_size < sizeof(UEFI_ACPI_VFCT)) {
                DRM_ERROR("ACPI VFCT table present but broken (too short #1)\n");
                goto out_unmap;
        }

        vfct = (UEFI_ACPI_VFCT *)hdr;
        if (vfct->VBIOSImageOffset + sizeof(VFCT_IMAGE_HEADER) > tbl_size) {
                DRM_ERROR("ACPI VFCT table present but broken (too short #2)\n");
                goto out_unmap;
        }

        vbios = (GOP_VBIOS_CONTENT *)((char *)hdr + vfct->VBIOSImageOffset);
        vhdr = &vbios->VbiosHeader;
        DRM_INFO("ACPI VFCT contains a BIOS for %02x:%02x.%d %04x:%04x, size %d\n",
                        vhdr->PCIBus, vhdr->PCIDevice, vhdr->PCIFunction,
                        vhdr->VendorID, vhdr->DeviceID, vhdr->ImageLength);

        if (vhdr->PCIBus != rdev->pdev->bus->number ||
            vhdr->PCIDevice != rdev->ddev->pci_slot ||
            vhdr->PCIFunction != rdev->ddev->pci_func ||
            vhdr->VendorID != rdev->pdev->vendor ||
            vhdr->DeviceID != rdev->pdev->device) {
                DRM_INFO("ACPI VFCT table is not for this card\n");
                goto out_unmap;
        }

        if (vfct->VBIOSImageOffset + sizeof(VFCT_IMAGE_HEADER) + vhdr->ImageLength > tbl_size) {
                DRM_ERROR("ACPI VFCT image truncated\n");
                goto out_unmap;
        }

        rdev->bios = kmalloc(vhdr->ImageLength, M_DRM, M_WAITOK);
        memcpy(rdev->bios, &vbios->VbiosContent, vhdr->ImageLength);
        ret = !!rdev->bios;

out_unmap:
        return ret;
}
#else
static inline bool radeon_acpi_vfct_bios(struct radeon_device *rdev)
{
        return false;
}
#endif

bool radeon_get_bios(struct radeon_device *rdev)
{
        bool r;
        uint16_t tmp;

        r = radeon_atrm_get_bios(rdev);
        if (r == false)
                r = radeon_acpi_vfct_bios(rdev);
        if (r == false)
                r = igp_read_bios_from_vram(rdev);
        if (r == false)
                r = radeon_read_bios(rdev);
        if (r == false)
                r = radeon_read_disabled_bios(rdev);
        if (r == false)
                r = radeon_read_platform_bios(rdev);
        if (r == false || rdev->bios == NULL) {
                DRM_ERROR("Unable to locate a BIOS ROM\n");
                rdev->bios = NULL;
                return false;
        }
        if (rdev->bios[0] != 0x55 || rdev->bios[1] != 0xaa) {
                printk("BIOS signature incorrect %x %x\n", rdev->bios[0], rdev->bios[1]);
                goto free_bios;
        }

        tmp = RBIOS16(0x18);
        if (RBIOS8(tmp + 0x14) != 0x0) {
                DRM_INFO("Not an x86 BIOS ROM, not using.\n");
                goto free_bios;
        }

        rdev->bios_header_start = RBIOS16(0x48);
        if (!rdev->bios_header_start) {
                goto free_bios;
        }
        tmp = rdev->bios_header_start + 4;
        if (!memcmp(rdev->bios + tmp, "ATOM", 4) ||
            !memcmp(rdev->bios + tmp, "MOTA", 4)) {
                rdev->is_atom_bios = true;
        } else {
                rdev->is_atom_bios = false;
        }

        DRM_DEBUG("%sBIOS detected\n", rdev->is_atom_bios ? "ATOM" : "COM");
        return true;
free_bios:
        kfree(rdev->bios);
        rdev->bios = NULL;
        return false;
}