/*
 * Copyright 2017 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */
#ifndef __DISPLAY_MODE_ENUMS_H__
#define __DISPLAY_MODE_ENUMS_H__

enum output_encoder_class {
        dm_dp = 0, dm_hdmi = 1, dm_wb = 2, dm_edp
};
enum output_format_class {
        dm_444 = 0, dm_420 = 1, dm_n422, dm_s422
};
enum source_format_class {
        dm_444_16 = 0,
        dm_444_32 = 1,
        dm_444_64 = 2,
        dm_420_8 = 3,
        dm_420_10 = 4,
        dm_422_8 = 5,
        dm_422_10 = 6,
        dm_444_8 = 7,
        dm_mono_8 = dm_444_8,
        dm_mono_16 = dm_444_16
};
enum output_bpc_class {
        dm_out_6 = 0, dm_out_8 = 1, dm_out_10 = 2, dm_out_12 = 3, dm_out_16 = 4
};
enum scan_direction_class {
        dm_horz = 0, dm_vert = 1
};
enum dm_swizzle_mode {
        dm_sw_linear = 0,
        dm_sw_256b_s = 1,
        dm_sw_256b_d = 2,
        dm_sw_SPARE_0 = 3,
        dm_sw_SPARE_1 = 4,
        dm_sw_4kb_s = 5,
        dm_sw_4kb_d = 6,
        dm_sw_SPARE_2 = 7,
        dm_sw_SPARE_3 = 8,
        dm_sw_64kb_s = 9,
        dm_sw_64kb_d = 10,
        dm_sw_SPARE_4 = 11,
        dm_sw_SPARE_5 = 12,
        dm_sw_var_s = 13,
        dm_sw_var_d = 14,
        dm_sw_SPARE_6 = 15,
        dm_sw_SPARE_7 = 16,
        dm_sw_64kb_s_t = 17,
        dm_sw_64kb_d_t = 18,
        dm_sw_SPARE_10 = 19,
        dm_sw_SPARE_11 = 20,
        dm_sw_4kb_s_x = 21,
        dm_sw_4kb_d_x = 22,
        dm_sw_SPARE_12 = 23,
        dm_sw_SPARE_13 = 24,
        dm_sw_64kb_s_x = 25,
        dm_sw_64kb_d_x = 26,
        dm_sw_SPARE_14 = 27,
        dm_sw_SPARE_15 = 28,
        dm_sw_var_s_x = 29,
        dm_sw_var_d_x = 30,
        dm_sw_64kb_r_x,
        dm_sw_gfx7_2d_thin_lvp,
        dm_sw_gfx7_2d_thin_gl
};
enum lb_depth {
        dm_lb_10 = 0, dm_lb_8 = 1, dm_lb_6 = 2, dm_lb_12 = 3, dm_lb_16
};
enum voltage_state {
        dm_vmin = 0, dm_vmid = 1, dm_vnom = 2, dm_vmax = 3
};
enum source_macro_tile_size {
        dm_4k_tile = 0, dm_64k_tile = 1, dm_256k_tile = 2
};
enum cursor_bpp {
        dm_cur_2bit = 0, dm_cur_32bit = 1, dm_cur_64bit = 2
};
enum clock_change_support {
        dm_dram_clock_change_uninitialized = 0,
        dm_dram_clock_change_vactive,
        dm_dram_clock_change_vblank,
        dm_dram_clock_change_unsupported
};

enum output_standard {
        dm_std_uninitialized = 0, dm_std_cvtr2, dm_std_cvt
};

enum mpc_combine_affinity {
        dm_mpc_always_when_possible,
        dm_mpc_reduce_voltage,
        dm_mpc_reduce_voltage_and_clocks
};

enum self_refresh_affinity {
        dm_try_to_allow_self_refresh_and_mclk_switch,
        dm_allow_self_refresh_and_mclk_switch,
        dm_allow_self_refresh,
        dm_neither_self_refresh_nor_mclk_switch
};

#endif