INT_ENABLE_REG0
out32rb(INT_ENABLE_REG0, macintr_ienable_l[macintr_pri_share[ipl]]);
#define INT_ENABLE_REG1 (INT_ENABLE_REG0 - 0x10)