TI_PCI_BIST
cacheline = CSR_READ_4(sc, TI_PCI_BIST) & 0xFF;
bus_space_write_4(sa->sa_bustag, ioh, TI_PCI_BIST, 0xffffffff);