AVIVO_D1CUR_CONTROL
WREG32(RADEON_MM_INDEX, AVIVO_D1CUR_CONTROL + radeon_crtc->crtc_offset);
WREG32_IDX(AVIVO_D1CUR_CONTROL + radeon_crtc->crtc_offset,