RADEON_SCLK_SRC_SEL_MASK
tmp &= ~RADEON_SCLK_SRC_SEL_MASK;
post_div = RREG32_PLL(RADEON_SCLK_CNTL) & RADEON_SCLK_SRC_SEL_MASK;