PLL_SYS_PWR
HCLR4(sc, base + PLL_SYS_FBDIV_INT - PLL_SYS_PWR,
HSET4(sc, base + PLL_SYS_FBDIV_INT - PLL_SYS_PWR,