DCR_WC0
#define DCR_WAIT1 DCR_WC0 /* 1 wait state added */
#define DCR_WAIT3 (DCR_WC1|DCR_WC0) /* 3 wait states added */