CPU0_INT_MASK
state &= READ_BEBOX_REG(CPU0_INT_MASK);
SET_BEBOX_REG(CPU0_INT_MASK, 1 << (31 - irq));
CLEAR_BEBOX_REG(CPU0_INT_MASK, 1 << (31 - irq));