VCLK0_FB_DIV
regwb_pll(sc, VCLK0_FB_DIV + sc->sc_clock, sc->vclk_fb_div);
vclk_fb_div = regrb_pll(sc, VCLK0_FB_DIV + clock);