TCX_REG_DFB24
{ TCX_USER_RAM24, 0, TCX_REG_DFB24 },
sc->sc_physaddr[TCX_REG_DFB24].oa_base + offset, 0, prot,