SW_TO_HW_IPL
v |= SW_TO_HW_IPL(is->is_ipl) << priority_shift;
reg |= SW_TO_HW_IPL(is->is_ipl) << priority_shift;
INTC_WRITE(tzic, TZIC_PRIOMASK, SW_TO_HW_IPL(IPL_NONE));