SPICFG_CDE
reg &= ~(SPICFG_CDE); /* clear clock phase delay */
reg |= SPICFG_CDE; /* CPHA = 1, CPOL = 0 */
reg |= SPICFG_CDE | SPICFG_BI; /* CPHA = 1, CPOL = 1 */