SPICFG_BI
reg &= ~(SPICFG_BI); /* clear bit clock invert */
reg |= SPICFG_BI; /* CPHA = 0, CPOL = 1 */
reg |= SPICFG_CDE | SPICFG_BI; /* CPHA = 1, CPOL = 1 */