SK_TXRBS1_RD_PTR
CSR_WRITE_4(l, SK_TXRBS1_RD_PTR, 0x1000);
SK_IF_WRITE_4(sc_if, 1, SK_TXRBS1_RD_PTR, sc_if->sk_tx_ramstart);