SCLK_MASTER
CLKSRC_18MHz | MCLK_DIV4 | SCLK_DIV32 | SCLK_MASTER | SERIAL_32x);
reg |= SCLK_MASTER; /* XXX master mode */