ETH_IMR
#define ETH_IMR 0x30U /* 0x30: Interrupt Mask Register */
#define ETH_IMR 0x30U /* Interrupt Mask Register */