CH_MR
#define CH_MR SCN_REG(0) /* rw mode register */
#define CH_MR(x) SCN_REG(0 + 8*(x)) /* rw mode register */