SIOP_CTEST5
#define SIOP_CTEST5 RAMEN 0x01 /* RAM Base Address Enable */
#define SIOP_CTEST5 0x22 /* Chip test 5, R/W */