root/drivers/gpu/drm/amd/display/dc/hwss/dcn401/dcn401_hwseq.h
// SPDX-License-Identifier: MIT
//
// Copyright 2024 Advanced Micro Devices, Inc.

#ifndef __DC_HWSS_DCN401_H__
#define __DC_HWSS_DCN401_H__

#include "inc/core_types.h"
#include "dc.h"
#include "dc_stream.h"
#include "hw_sequencer_private.h"
#include "hwss/hw_sequencer.h"
#include "dcn401/dcn401_dccg.h"

struct dc;

enum ips_ono_state {
        ONO_ON = 0,
        ONO_ON_IN_PROGRESS = 1,
        ONO_OFF = 2,
        ONO_OFF_IN_PROGRESS = 3
};

struct ips_ono_region_state {
        /**
         * @desire_pwr_state: desired power state based on configured value
         */
        uint32_t desire_pwr_state;
        /**
         * @current_pwr_state: current power gate status
         */
        uint32_t current_pwr_state;
};

void dcn401_program_gamut_remap(struct pipe_ctx *pipe_ctx);

void dcn401_init_hw(struct dc *dc);

bool dcn401_set_mcm_luts(struct pipe_ctx *pipe_ctx,
                                const struct dc_plane_state *plane_state);
bool dcn401_set_output_transfer_func(struct dc *dc,
                                struct pipe_ctx *pipe_ctx,
                                const struct dc_stream_state *stream);
void dcn401_trigger_3dlut_dma_load(struct dc *dc,
                                struct pipe_ctx *pipe_ctx);
void dcn401_calculate_dccg_tmds_div_value(struct pipe_ctx *pipe_ctx,
                                unsigned int *tmds_div);
enum dc_status dcn401_enable_stream_timing(
                                struct pipe_ctx *pipe_ctx,
                                struct dc_state *context,
                                struct dc *dc);
void dcn401_enable_stream(struct pipe_ctx *pipe_ctx);
void dcn401_populate_mcm_luts(struct dc *dc,
                struct pipe_ctx *pipe_ctx,
                struct dc_cm2_func_luts mcm_luts,
                bool lut_bank_a);
void dcn401_setup_hpo_hw_control(const struct dce_hwseq *hws, bool enable);

void dcn401_disable_link_output(struct dc_link *link,
                const struct link_resource *link_res,
                enum signal_type signal);

void dcn401_set_cursor_position(struct pipe_ctx *pipe_ctx);

bool dcn401_apply_idle_power_optimizations(struct dc *dc, bool enable);

void dcn401_wait_for_dcc_meta_propagation(const struct dc *dc,
                const struct pipe_ctx *top_pipe_to_program);

void dcn401_prepare_bandwidth(struct dc *dc,
                struct dc_state *context);

void dcn401_optimize_bandwidth(
                struct dc *dc,
                struct dc_state *context);

void dcn401_dmub_hw_control_lock(struct dc *dc,
                struct dc_state *context,
                bool lock);
void dcn401_fams2_update_config(struct dc *dc, struct dc_state *context, bool enable);
void dcn401_dmub_hw_control_lock_fast(union block_sequence_params *params);
void dcn401_unblank_stream(struct pipe_ctx *pipe_ctx, struct dc_link_settings *link_settings);
void dcn401_hardware_release(struct dc *dc);
void dcn401_update_odm(struct dc *dc, struct dc_state *context,
                struct pipe_ctx *otg_master);
void dcn401_update_odm_sequence(struct dc *dc, struct dc_state *context,
                struct pipe_ctx *otg_master, struct block_sequence_state *seq_state);
void adjust_hotspot_between_slices_for_2x_magnify(uint32_t cursor_width, struct dc_cursor_position *pos_cpy);
void dcn401_wait_for_det_buffer_update_under_otg_master(struct dc *dc, struct dc_state *context, struct pipe_ctx *otg_master);
void dcn401_interdependent_update_lock(struct dc *dc, struct dc_state *context, bool lock);
void dcn401_program_outstanding_updates(struct dc *dc, struct dc_state *context);
void dcn401_reset_back_end_for_pipe(
                struct dc *dc,
                struct pipe_ctx *pipe_ctx,
                struct dc_state *context);
void dcn401_reset_hw_ctx_wrap(
                struct dc *dc,
                struct dc_state *context);
void dcn401_program_pipe(
        struct dc *dc,
        struct pipe_ctx *pipe_ctx,
        struct dc_state *context);
void dcn401_program_pipe_sequence(
        struct dc *dc,
        struct pipe_ctx *pipe_ctx,
        struct dc_state *context,
        struct block_sequence_state *seq_state);
void dcn401_perform_3dlut_wa_unlock(struct pipe_ctx *pipe_ctx);
void dcn401_program_front_end_for_ctx(struct dc *dc, struct dc_state *context);
void dcn401_post_unlock_program_front_end(struct dc *dc, struct dc_state *context);
bool dcn401_update_bandwidth(struct dc *dc, struct dc_state *context);
void dcn401_detect_pipe_changes(
        struct dc_state *old_state,
        struct dc_state *new_state,
        struct pipe_ctx *old_pipe,
        struct pipe_ctx *new_pipe);
void dcn401_plane_atomic_power_down(struct dc *dc,
                struct dpp *dpp,
                struct hubp *hubp);
void dcn401_plane_atomic_power_down_sequence(struct dc *dc,
                struct dpp *dpp,
                struct hubp *hubp,
                struct block_sequence_state *seq_state);
void dcn401_plane_atomic_disconnect_sequence(struct dc *dc,
                struct dc_state *state,
                struct pipe_ctx *pipe_ctx,
                struct block_sequence_state *seq_state);
void dcn401_blank_pixel_data_sequence(
        struct dc *dc,
        struct pipe_ctx *pipe_ctx,
        bool blank,
        struct block_sequence_state *seq_state);
void dcn401_initialize_min_clocks(struct dc *dc);
void dcn401_update_cursor_offload_pipe(struct dc *dc, const struct pipe_ctx *pipe);

void dcn401_program_all_writeback_pipes_in_tree_sequence(
                struct dc *dc,
                const struct dc_stream_state *stream,
                struct dc_state *context,
                struct block_sequence_state *seq_state);

void dcn401_enable_writeback_sequence(
                struct dc *dc,
                struct dc_writeback_info *wb_info,
                struct dc_state *context,
                int mpcc_inst,
                struct block_sequence_state *seq_state);

void dcn401_disable_writeback_sequence(
                struct dc *dc,
                struct dc_writeback_info *wb_info,
                struct block_sequence_state *seq_state);

void dcn401_update_writeback_sequence(
                struct dc *dc,
                struct dc_writeback_info *wb_info,
                struct dc_state *context,
                struct block_sequence_state *seq_state);

void dcn401_setup_gsl_group_as_lock_sequence(
                const struct dc *dc,
                struct pipe_ctx *pipe_ctx,
                bool enable,
                struct block_sequence_state *seq_state);

void dcn401_disable_plane_sequence(
                struct dc *dc,
                struct dc_state *state,
                struct pipe_ctx *pipe_ctx,
                struct block_sequence_state *seq_state);

void dcn401_post_unlock_reset_opp_sequence(
                struct dc *dc,
                struct pipe_ctx *opp_head,
                struct block_sequence_state *seq_state);

void dcn401_dc_ip_request_cntl(struct dc *dc, bool enable);

void dcn401_enable_plane_sequence(struct dc *dc, struct pipe_ctx *pipe_ctx,
                                 struct dc_state *context,
                                 struct block_sequence_state *seq_state);

void dcn401_update_dchubp_dpp_sequence(struct dc *dc,
                                       struct pipe_ctx *pipe_ctx,
                                       struct dc_state *context,
                                       struct block_sequence_state *seq_state);

void dcn401_update_mpcc_sequence(struct dc *dc,
                                struct pipe_ctx *pipe_ctx,
                                struct block_sequence_state *seq_state);

void dcn401_wait_for_mpcc_disconnect_sequence(
                struct dc *dc,
                struct resource_pool *res_pool,
                struct pipe_ctx *pipe_ctx,
                struct block_sequence_state *seq_state);

void dcn401_setup_vupdate_interrupt_sequence(struct dc *dc, struct pipe_ctx *pipe_ctx,
                struct block_sequence_state *seq_state);

void dcn401_set_hdr_multiplier_sequence(struct pipe_ctx *pipe_ctx,
                struct block_sequence_state *seq_state);

void dcn401_program_mall_pipe_config_sequence(struct dc *dc, struct dc_state *context,
                struct block_sequence_state *seq_state);

void dcn401_verify_allow_pstate_change_high_sequence(struct dc *dc,
                struct block_sequence_state *seq_state);

bool dcn401_hw_wa_force_recovery_sequence(struct dc *dc,
                struct block_sequence_state *seq_state);

#endif /* __DC_HWSS_DCN401_H__ */