// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * pci.c -- basic PCI support code
 *
 * (C) Copyright 2011, Greg Ungerer <gerg@uclinux.org>
 */

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/mm.h>
#include <linux/init.h>
#include <linux/pci.h>

/*
 * From arch/i386/kernel/pci-i386.c:
 *
 * We need to avoid collisions with `mirrored' VGA ports
 * and other strange ISA hardware, so we always want the
 * addresses to be allocated in the 0x000-0x0ff region
 * modulo 0x400.
 *
 * Why? Because some silly external IO cards only decode
 * the low 10 bits of the IO address. The 0x00-0xff region
 * is reserved for motherboard devices that decode all 16
 * bits, so it's ok to allocate at, say, 0x2800-0x28ff,
 * but we want to try to avoid allocating at 0x2900-0x2bff
 * which might be mirrored at 0x0100-0x03ff..
 */
resource_size_t pcibios_align_resource(void *data, const struct resource *res,
                                       const struct resource *empty_res,
                                       resource_size_t size,
                                       resource_size_t align)
{
        struct pci_dev *dev = data;
        resource_size_t start = res->start;

        if ((res->flags & IORESOURCE_IO) && (start & 0x300))
                start = (start + 0x3ff) & ~0x3ff;

        if (res->flags & IORESOURCE_MEM)
                return pci_align_resource(dev, res, empty_res, size, align);

        return start;
}

/*
 * This is taken from the ARM code for this.
 */
int pcibios_enable_device(struct pci_dev *dev, int mask)
{
        u16 cmd, newcmd;
        int ret;

        ret = pci_enable_resources(dev, mask);
        if (ret < 0)
                return ret;

        /*
         * Bridges (eg, cardbus bridges) need to be fully enabled
         */
        if ((dev->class >> 16) == PCI_BASE_CLASS_BRIDGE) {
                pci_read_config_word(dev, PCI_COMMAND, &cmd);
                newcmd |= PCI_COMMAND_IO | PCI_COMMAND_MEMORY;
                if (newcmd != cmd) {
                        pr_info("PCI: enabling bridge %s (0x%04x -> 0x%04x)\n",
                                pci_name(dev), cmd, newcmd);
                        pci_write_config_word(dev, PCI_COMMAND, newcmd);
                }
        }
        return 0;
}

void pcibios_fixup_bus(struct pci_bus *bus)
{
        struct pci_dev *dev;

        list_for_each_entry(dev, &bus->devices, bus_list) {
                pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, 8);
                pci_write_config_byte(dev, PCI_LATENCY_TIMER, 32);
        }
}