aarch64_insn_gen_add_sub_shifted_reg
u32 aarch64_insn_gen_add_sub_shifted_reg(enum aarch64_insn_register dst,
aarch64_insn_gen_add_sub_shifted_reg(Rd, Rn, Rm, 0, \