__ETH_CLK_ENABLE_PORT1
writel(r32 | __ETH_CLK_ENABLE_PORT1,
writel(r32 | __ETH_CLK_ENABLE_PORT1, (rb + CT2_PCIE_MISC_REG));