X1CLK
wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */
write_zsreg(uap, 4, X1CLK | MONSYNC);
uap->curregs[R4] = X1CLK;
zport->regs[4] |= X1CLK;