VE_DEC_H265_CTRL
u32 reg = cedrus_read(dev, VE_DEC_H265_CTRL);
cedrus_write(dev, VE_DEC_H265_CTRL, VE_DEC_H265_CTRL_IRQ_MASK);
cedrus_write(dev, VE_DEC_H265_CTRL, reg);