TSU_FWSR
[TSU_FWSR] = 0x0050,
add_tsu_reg(TSU_FWSR);
sh_eth_tsu_write(mdp, 0, TSU_FWSR); /* all interrupt status clear */