T1_COEF_RW_CTL_CFG
PHYACC_ATTR_BANK_DSP, T1_COEF_RW_CTL_CFG, 0x0301);
T1_COEF_RW_CTL_CFG, 0x0301, 0 },