SHIFT_DIV_FACTOR_SEL
if (!(readl(divider->reg) & BIT(SHIFT_DIV_FACTOR_SEL))) {
val |= BIT(SHIFT_DIV_FACTOR_SEL);