SCU0_CLK_SEL1
emmc_parent_hws, SCU0_CLK_SEL1, 11, 1),
SCU0_CLK_SEL1, 12, 3, ast2700_clk_div_table2),
SCU0_CLK_SEL1, 23, 3, ast2700_clk_div_table2),