SCL_I3C_PP_TIMING
writel(master->i3c_pp_timing, master->regs + SCL_I3C_PP_TIMING);
writel(scl_timing, master->regs + SCL_I3C_PP_TIMING);