SCL_I3C_OD_TIMING
writel(master->i3c_od_timing, master->regs + SCL_I3C_OD_TIMING);
writel(scl_timing, master->regs + SCL_I3C_OD_TIMING);