RFPGA0_TXINFO
rtl_set_bbreg(hw, RFPGA0_TXINFO, 0x3, 0x2);
path1 = (u8)(rtl92s_phy_query_bb_reg(hw, RFPGA0_TXINFO, 0xf));