REG_DIG_GLB_F4
mtk_phy_update_bits(xfi_tphy->base + REG_DIG_GLB_F4,
mtk_phy_clear_bits(xfi_tphy->base + REG_DIG_GLB_F4, XFI_DPHY_AD_SGDT_FRC_EN);