R8A7790_CLK_MMC0
DEF_MOD("mmcif0", 315, R8A7790_CLK_MMC0),
DEF_DIV6P1("mmc0", R8A7790_CLK_MMC0, CLK_PLL1_DIV2, 0x240),