PLL_STAGE1_REF_MIN_FREQ
if (temp_setup->ref_div1 >= PLL_STAGE1_REF_MIN_FREQ &&
ret = __clk_sscg_pll_determine_rate(hw, req, PLL_STAGE1_REF_MIN_FREQ,