PHYUTMI_OTGDISABLE
reg |= PHYUTMI_OTGDISABLE;
writel(PHYUTMI_OTGDISABLE, phy_drd->reg_phy + EXYNOS5_DRD_PHYUTMI);
reg = PHYUTMI_OTGDISABLE |