PHY_28NM_PLL_REG0
reg = readl(base + PHY_28NM_PLL_REG0) &
base + PHY_28NM_PLL_REG0);
ret = wait_for_reg(base + PHY_28NM_PLL_REG0, PHY_28NM_PLL_READY, 100);