PCLK4
hws[PCLK4] = clk_hw_register_divider_table(NULL, "pclk4", "hclk", 0,
hws[PCLK4] = ma35d1_clk_fixed_factor(dev, "pclk4", "sysclk1_mux", 1, 2);